Cadence: Samsung Foundry Achieves 2X Productivity on Large-Scale Analog, Mixed-Signal IP
July 28, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry has deployed the Cadence Spectre FX Simulator for FastSPICE-based verification of their large-scale analog and mixed-signal IP on 3nm, 4nm and 5nm processes. Using the Spectre FX simulator, Samsung Foundry has achieved up to 2X productivity gains and improved accuracy while accelerating time to market.
The design and verification of Samsung Foundry’s analog and mixed-signal IP can be challenging due to the stringent design specifications and increased complexity needed to meet end-customer demands. For example, Samsung Foundry needed to find a way to address evolving architectures, higher clock speeds, increasing design sizes due to advanced-node processes and the exponential increase in layout parasitics. Samsung Foundry successfully used Cadence’s Spectre FX FastSPICE simulator to address these needs, verifying PLL, SRAM and PCI Express® (PCIe®) designs on the latest Samsung process nodes with fast performance and optimal accuracy. They also leveraged the simulator to check critical measurements, such as PLL output average and peak-to-peak frequencies, SRAM timing checks and PCIe transceiver output data signal, to ensure that the designs meet their functionality, timing and power specifications.
Samsung Foundry also leveraged the Spectre FX Simulator's highly scalable multicore architecture to parallelize their transient simulations. This allowed its design and verification teams to improve simulation turnaround time by utilizing the available hardware resources without trading off accuracy. Additionally, the simulator offered excellent accuracy and performance out of the box, providing a simple preset use model with minimal simulation-tuning requirements to accelerate specific verification tasks and improve designer productivity.
"Our large-scale analog IP, including high-speed PLLs, transceivers and SRAM designs, need very high simulation accuracy to meet demanding end-user specifications,” said Sangyun Kim, corporate vice president of Foundry Design Technology Team at Samsung Electronics. “We also need these simulations to run fast enough to finish within our short verification cycles without sacrificing the verification quality. As a result of our collaboration with Cadence, the Spectre FX FastSPICE Simulator delivers optimal performance and up to 2X productivity improvement on our 3nm, 4nm and 5nm IP while providing optimal accuracy. Therefore, we’ve deployed the solution in our production flows.”
The Spectre FX Simulator is part of the industry-leading Spectre Simulation Platform, which offers the only complete simulation solution with multiple solvers that enable a designer to move easily and seamlessly between circuit-, block- and system-level simulation and verification tasks. The Spectre Simulation Platform supports Cadence's Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
04/12/2024 | Nolan Johnson, I-Connect007As we publish this week’s most-read news, the I-Connect007 team is wending its way home from an eventful and productive week at IPC APEX EXPO in Anaheim, California. We’ve posted a variety of dispatches from the show this week, released 73 realtimewith.com video interviews (and counting), and also gathered the content and updates you’ll be looking for in the upcoming issue of Show & Tell… IPC APEX EXPO 2024.
Material Insight: The Importance of Standards for the Chip Packaging Industry
04/12/2024 | Dr. Preeya Kuray -- Column: Material InsightI had the great pleasure of recently attending the National Institute of Standards and Technology’s (NIST) CHIPS R&D Chiplets Interfaces Technical Standards Workshop. The purpose was to bring together technical experts across industry and academia to deliberate one of the most pressing technological matters of 2024: chip packaging standards.
What’s New in Design Education at IPC APEX EXPO?
04/11/2024 | Kelly Allen, IPC Training ManagerKelly (Kel) Allen shares her thoughts on the educational offerings at IPC APEX EXPO and beyond. In this interview, she discusses some of the newest classes taking place during the conference in Anaheim, covering everything from design, fab, and assembly through mil/aero, test, and supply chain issues.