Cadence Quantus FS Solution Achieves Certification for Samsung Foundry’s SF4, SF3E, SF3 Process Technologies
January 26, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Samsung Foundry has certified the Cadence Quantus FS solution for its SF4, SF3E and SF3 process technologies. During the Samsung Foundry certification process, the Quantus FS solution successfully demonstrated improved accuracy (tighter mean and standard deviation) versus foundry criteria, ensuring customers can achieve optimal design accuracy and performance. In addition, the certification included verification of capacitance and resistance of BEOL and FEOL, wire via resistance variation and litho bias modeling. Customers can immediately deploy the Quantus FS solution—for library IP characterization, AMS and interface IP, sensors, high-frequency analog and mixed-signal designs, and critical nets in all custom/analog designs—and sign off with confidence.
Included with Cadence’s Quantus Extraction Solution, the Quantus FS solution is a random-walk field solver, utilizing a massively parallel architecture that handles the largest designs, provides faster throughput and linearly scales up to 1000s of CPUs. The built-in 3D capacitance field solver is cloud-ready and production-proven, offering a flexible, scalable modeling platform that enables faster implementation of the Samsung Foundry’s advanced process technologies such as SF4, SF3E and SF3. The Quantus Extraction Solution and the Quantus FS solution are part of Cadence’s broader digital full flow and support the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
“Our continued collaboration with Cadence has focused on delivering novel technologies to our mutual customers at advanced process technologies,” said Sungjae Lee, vice president of the Design Enablement team at Samsung Foundry. “Cadence’s understanding of the complex Gate-All-Around (GAA) modeling features combined with its deep engineering expertise, agility and collaborative approach is very complementary to our own approach in working with our customers. Cadence delivered on all of our accuracy and performance requirements, demonstrating tighter correlation with our golden reference data in a timely manner.”
“The best way to support our customers is to bring innovative products to market that provide efficiencies and speed time to market,” said Vivek Mishra, corporate vice president in the Digital and Signoff Group at Cadence. “We collaborated with Samsung Foundry during the initial technology development process to ensure all the requirements were met and implemented in the Quantus FS solution for easy, early customer adoption of the process technologies. The successful completion of the certification process is a win-win for Samsung Foundry and Cadence as well as for our mutual customers.”
Suggested Items
Indium Corporation to Showcase HIA Materials at ECTC
05/07/2024 | Indium CorporationAs an industry leader in innovative materials solutions for semiconductor packaging and assembly, Indium Corporation® will feature its advanced products designed to meet the evolving challenges of heterogeneous integration and assembly (HIA) and fine-pitch system-in-package (SiP) applications at the 74th Electronic Components and Technology Conference (ECTC), May 28‒31, in Denver, Colorado.
Siemens Delivers New Solido IP Validation Suite
05/07/2024 | SiemensSiemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/07/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Happy’s Tech Talk #28: The Power Mesh Architecture for PCBs
05/07/2024 | Happy Holden -- Column: Happy’s Tech TalkA significant decrease in HDI substrate production cost can be achieved by reducing the number of substrate layers from conventional through-hole multilayers and microvia multilayers of eight, 10, 12 (and more), down to four. Besides reducing direct processing steps, yield will increase as defect producing operations are eliminated.
Hirose Launches Solution Partner Network to Address Changing Design Challenges
05/06/2024 | HiroseHirose, a leader in the design and manufacturing of innovative connector solutions, has established a Solution Partner Network that enables OEMs to quickly explore product design, specialty IP, and component fulfillment options that best suit their needs.