Fabricating CMOS Devices for 5-nm Node with Nanowire Technology
December 6, 2016 | CEA LetiEstimated reading time: 1 minute
Leti, an institute of CEA Tech, presented two papers at IEDM 2016 today that demonstrate its ability to provide industry with all the elements required for building a competitive 5-nm node with nanowire architectures.
Nanowire architectures are seen as the best candidates for that node, and Leti is addressing some of its biggest challenges, such as of performance and parasitic capacitances. Its results suggest that strain can be introduced into stacked nanowire and that parasitic capacitances can be reduced thanks to inner spacer integration.
The paper, “Vertically Stacked-Nanowires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain”, is the first demonstration of functional devices with SiGe source and drain to induce strain in the channel to boost performance, and inner spacer to reduce parasitic capacitances. Both building blocks are required for the 5-nm node. This MOSFET architecture extends the scaling limits of CMOS technology, and is also seen as a possible extension to FinFET.
Leti, at IEDM 2008, was among the world’s first organizations to report stacked nanowire and nanosheet results.
The second paper, “NSP: Physical Compact Model for Stacked-planar and Vertical Gate-All-Around MOSFETs”, presents a predictive and physical compact model for nanowire and nanosheet gate-all-around MOSFETs.
“This is the first compact model, or SPICE model, that can simulate stacked nanowire and nanosheet devices with various geometries,” said Olivier Faynot, Leti’s microelectronics section manager and a co-author of both papers. “It also enables the simulation of vertical nanowire, which is one of the key achievements of this model.”
The paper presents a physically based SPICE model for stacked nanowires that can enable circuit designers to accurately project their existing circuits into the 5-nm node, and investigate novel designs.
Suggested Items
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
T-Global Technology Offers Solutions for Thermal Management Challenges
04/10/2024 | I-Connect007 Editorial TeamJames Hopkins from T-Global discusses the company's focus on thermal management products, including thermal interface materials, heat sinks, and thermal simulation services. He highlights the importance of collaborating with mechanical engineers and addressing challenges in balancing thermal performance and mechanical requirements. Hopkins also mentions the role of thermal simulation in guiding product recommendations and the significance of early collaboration among stakeholders for optimal product outcomes.
The Exploration Company Leverages Ansys to Promote Sustainability in Space
04/05/2024 | ANSYSSpace logistics startup The Exploration Company is advancing sustainable space exploration by leveraging Ansys simulation solutions to develop its modular and reusable space vehicle, Nyx.
Ansys Forms OEM Partnership with SynMatrix to Accelerate RF Filter Design
04/01/2024 | ANSYSAnsys announced a new OEM partnership with SynMatrix to streamline RF filter design workflows for wireless communications applications. SynMatrix develops industry-leading RF filter design and optimization tools that integrate with HFSS electromagnetic simulation.
Altair SimSolid Transforms Simulation for Electronics Industry
03/29/2024 | AltairAltair, a global leader in computational intelligence, announced the upcoming release of Altair SimSolid for electronics, bringing game-changing fast, easy, and precise multi-physics scenario exploration for electronics, from chips, PCBs, and ICs to full system design.