Cadence Introduces the Voltus-XFi Custom Power Integrity Solution, Delivering over 3X Productivity Gains
July 11, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the new Cadence® Voltus™-XFi Custom Power Integrity Solution, a custom electromigration and IR drop (EM-IR) solution that delivers improved ease of use with minimal tuning and enables the development of efficient, low-power ICs. Using the new Voltus-XFi solution, which is seamlessly integrated into the Cadence Quantus™, Virtuoso® and Spectre® platforms, customers can experience over a 3X productivity improvement versus existing solutions.
The Voltus-XFi solution allows customers to efficiently extract, simulate, analyze and debug IC designs. Utilizing foundry-recommended settings, the consolidated EM-IR cockpit offers customers a workflow from the Quantus Extraction Solution to Spectre EM-IR simulation to the Virtuoso environment. The Voltus-XFi solution’s intuitive EM-IR results browser allows customers to view violations, zoom into interesting areas and overlay results in the Virtuoso platform, enabling easy identification and violation fixing.
“With the continuous innovation in low-power designs, there is an ever-increasing demand for power integrity solutions,” said Sangyun Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “We continue to collaborate with Cadence on innovative technologies such as the Voltus-XFi solution to enable low-power design and verification. Together, we develop leading-edge products that reduce power consumption and make our world greener.”
“As a leader in high-speed and low-power memory PHY IP solutions, it is vital we achieve fast design closure to meet our aggressive time-to-market goals,” said Alan Poon, VP engineering at The Six Semiconductor Inc. “Cadence’s Voltus-XFi solution increased our designer productivity by over 3X in identifying and fixing EM-IR problems. We look forward to deploying the solution to accelerate our design closure."
Through integration with Cadence’s Voltus IC Power Integrity Solution, customers using the Voltus-XFi solution have access to a seamless flow for full-chip signoff verification. The patented voltage-based method provides a smaller memory footprint and runs faster than the industry's traditional current-based method. This easy-to-use option automatically balances accuracy and performance tradeoffs based on user specifications. Additionally, a distributed process is supported to further improve runtime performance.
“Cadence is enabling sustainable electronics by reducing semiconductor power consumption,” said Tom Beckley, senior vice president and general manager of the Custom IC and PCB Group at Cadence. “To ensure our customers can push the boundaries of low-power design, we are developing fast and accurate power analysis tools, such as our new Voltus-XFi solution that enables new and revolutionary capabilities for power reduction. Developing low-power designs is critical so Cadence will continue to develop groundbreaking technologies that improve people’s lives.”
“To address the industry’s most complex automatic test equipment challenges, a robust power network is critical for us as an integrated circuit provider,” said Simon Leigh, vice president of engineering at Elevate Semiconductor. “Cadence’s Voltus-XFi solution enables us to run EM-IR analysis at full chip, which we could not do with our existing solution. We are adopting the solution for full production use.”
The new Voltus-XFi solution supports the Cadence Intelligent System Design™ strategy, enabling design excellence.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.