Cadence: Samsung Foundry Achieves 2X Productivity on Large-Scale Analog, Mixed-Signal IP
July 28, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry has deployed the Cadence Spectre FX Simulator for FastSPICE-based verification of their large-scale analog and mixed-signal IP on 3nm, 4nm and 5nm processes. Using the Spectre FX simulator, Samsung Foundry has achieved up to 2X productivity gains and improved accuracy while accelerating time to market.
The design and verification of Samsung Foundry’s analog and mixed-signal IP can be challenging due to the stringent design specifications and increased complexity needed to meet end-customer demands. For example, Samsung Foundry needed to find a way to address evolving architectures, higher clock speeds, increasing design sizes due to advanced-node processes and the exponential increase in layout parasitics. Samsung Foundry successfully used Cadence’s Spectre FX FastSPICE simulator to address these needs, verifying PLL, SRAM and PCI Express® (PCIe®) designs on the latest Samsung process nodes with fast performance and optimal accuracy. They also leveraged the simulator to check critical measurements, such as PLL output average and peak-to-peak frequencies, SRAM timing checks and PCIe transceiver output data signal, to ensure that the designs meet their functionality, timing and power specifications.
Samsung Foundry also leveraged the Spectre FX Simulator's highly scalable multicore architecture to parallelize their transient simulations. This allowed its design and verification teams to improve simulation turnaround time by utilizing the available hardware resources without trading off accuracy. Additionally, the simulator offered excellent accuracy and performance out of the box, providing a simple preset use model with minimal simulation-tuning requirements to accelerate specific verification tasks and improve designer productivity.
"Our large-scale analog IP, including high-speed PLLs, transceivers and SRAM designs, need very high simulation accuracy to meet demanding end-user specifications,” said Sangyun Kim, corporate vice president of Foundry Design Technology Team at Samsung Electronics. “We also need these simulations to run fast enough to finish within our short verification cycles without sacrificing the verification quality. As a result of our collaboration with Cadence, the Spectre FX FastSPICE Simulator delivers optimal performance and up to 2X productivity improvement on our 3nm, 4nm and 5nm IP while providing optimal accuracy. Therefore, we’ve deployed the solution in our production flows.”
The Spectre FX Simulator is part of the industry-leading Spectre Simulation Platform, which offers the only complete simulation solution with multiple solvers that enable a designer to move easily and seamlessly between circuit-, block- and system-level simulation and verification tasks. The Spectre Simulation Platform supports Cadence's Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.