Siemens Introduces Questa Verification IP Solution Support for CXL 3.0 Protocol
August 30, 2022 | Siemens Digital Industries SoftwareEstimated reading time: 1 minute
Siemens Digital Industries Software announced that its simulator-independent Questa™ Verification IP solution now supports the new Compute Express Link (CXL) 3.0 protocol for high-performance computing (HPC) applications. CXL 3.0 is based on the Peripheral Component Interconnect Express (PCIe) networking protocol, which facilitates the rapid transfer of data between the world’s highest performance cloud computing servers as well as billions of smart connected devices around the world.
Available immediately, Siemens’ Questa Verification IP solution for CXL 3.0 integrates seamlessly into all advanced verification environments on any simulator. For customers looking to incorporate the new CXL 3.0 protocol into their next-generation designs, the solution helps customers optimize productivity and flexibility for the verification of block-level, subsystem, and system-on-a-chip (SoC) designs, which can speed time-to-market.
“By offering early support for the new CXL 3.0 protocol, Siemens can help customers differentiate and win in highly competitive HPC markets around the world,” said Mark Olen, product management director, IC Verification Solutions, Siemens Digital Industries Software. “Available now for early adopters of the CXL 3.0 protocol, our new Questa Verification IP solution provides a proven, robust and comprehensive verification platform that allows our customers to validate their next-generation designs with speed and confidence.”
Engineered to expedite verification closure and expose complex design issues, Siemens’ Questa™ Verification IP solution supports detailed functional verification across all layers of the CXL 3.0 specification. This latest offering from Siemens includes ready-to-use verification components and exhaustive stimuli that can help increase productivity and accelerate verification signoff. In addition, the solution can eliminate design biases found in many competing solutions.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.