Keysight Enables Advanced Pre-Tapeout Silicon Prototyping Using Digital Twin Signaling
May 11, 2023 | Business WireEstimated reading time: 2 minutes
Keysight Technologies, Inc. released a new Universal Signal Processing Architecture (USPA) prototyping platform, enabling semiconductor companies to conduct complete chip prototyping and verification, pre-tapeout, in a real-time development environment integrating digital twins of fully-compliant, standards-based signals.
The final step of the chip design process, known as the silicon tapeout, is an increasingly expensive procedure that leaves little room for design failure. If a design fails following the tapeout, chip makers must start over again with a new “re-spin” that can take 12 months or longer to complete. In addition to tying up valuable research and development resources, these chip redesigns can potentially cause the chip maker to miss a narrow time-to-market window.
To reduce the risks of design failures and expensive re-spins, the Keysight USPA platform provides chip designers and engineers with complete digital twin signaling to verify designs before they are committed to silicon. The USPA platform offers designers an alternative to proprietary custom prototyping systems by integrating ultrafast signal converters with a high performance, completely modular field-programmable gate array (FPGA) prototyping system.
The unique USPA prototyping platform offers the following benefits:
- Supports the highest performance optoelectronic development projects with digital-to-analog converter (DAC) and analog-to-digital converter (ADC) interfaces that emulate signals at full speed, up to 68 GS/s (ADC) and 72 GS/s (DAC).
- Provides a broad range of input / output interfaces that are suitable for applications including 6G wireless development, digital radio frequency memory, advanced physics research, and high-speed data acquisition applications, such as radar and radio astronomy.
- Offers flexibility with two configurations, including a pre-configured system for single channel transceiver applications and a fully configurable set of modular components that can be combined to support a wide range of single and multi-channel applications. In addition, the pre-configured system can be expanded with additional components that leverage the modularity, scalability, and cost-effective reusability of the platform architecture.
Hong Jiang, CEO Avance Semi, Inc., said: “When we began work on our first ASIC for the coherent fiber communication market, we understood that we might only have one chance to get it right and that a second tapeout would be both prohibitively expensive and so time-consuming that we could miss our narrow time-to-market window. With Keysight’s USPA platform and our system integration effort, we can optimize and verify our design in real-time as it progresses. This is like a ‘free soft tapeout’ we can run as many times as needed. This approach saves development time and money while dramatically increasing confidence in our design and product release timeline.”
Dr. Joachim Peerlings, Vice President and General Manager of Keysight’s Network and Data Center Solutions Group, said: “By accelerating and de-risking chip development, Keysight USPA delivers a new end-to-end solution that meets the challenges of leading-edge designs in a very high-cost environment. This powerful platform gives chip developers a digital twin of their future silicon device, allowing them to fully validate their designs and algorithms before incurring the expense and risk of a tapeout.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.