Cadence Announces Voltus InsightAI
November 6, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the new Cadence® Voltus™ InsightAI, the industry’s first generative AI technology that automatically identifies the root cause of EM-IR drop violations early in the design process and selects and implements the most efficient fixes to improve power, performance, and area (PPA). Using Voltus InsightAI, customers can fix up to 95% of violations prior to signoff, leading to a 2X productivity improvement in EM-IR closure.
Power integrity is a major design challenge at advanced nodes, with designers regularly facing a significant number of EM-IR violations at signoff, making it imperative to address this challenge early in the design phase. One of the major bottlenecks of in-design EM-IR analysis is that it is computationally very expensive due to the size and coupled nature of the power network. The new AI-driven Voltus InsightAI helps to overcome this bottleneck by utilizing new breakthrough machine learning methods for very fast incremental IR analysis. Using Voltus InsightAI, customers can use in-design analysis to enhance on-chip and chiplet power integrity. The technology enables greater engineering efficiency for uncovering issues early and offers key productivity-enhancing features:
- Fast IR Inferencing Engine: The solution uses proprietary neural networks to build models of the power grid and can perform extremely fast incremental IR analysis to provide instant feedback on the impact of design changes.
- IR Drop Diagnostics: Voltus InsightAI uses deep learning to discover the root cause of IR drop problems and can quickly identify aggressors, victims and resistance bottlenecks. It uses electrical, spatial and timing factors for predicting IR drop issues during design.
- Multi-Method Fixing: Decision-tree methods are utilized to perform timing and design rule check (DRC)-aware fixes of IR drop, using multiple methods like placement, grid reinforcement, routing and engineering change orders (ECOs). Voltus InsightAI selects precise fixing methods based on the root cause of the problem, driving better utilization and improved PPA.
- Fully Integrated Solution: Voltus InsightAI is fully integrated with Cadence’s solutions, including the Cadence Innovus™ Implementation System, the Cadence Tempus™ Timing Solution, the Cadence Voltus IC Power Integrity Solution, and the Cadence Pegasus™ Verification System for complete IR design closure from implementation to signoff that is timing- and DRC-aware.
“As we move to more advanced nodes, EM-IR is quickly becoming one of the most pressing challenges, requiring novel and innovative approaches to address customer needs. With Voltus InsightAI, Cadence has pioneered applying generative AI technology to EM-IR, focusing not just on signoff, but early detection and prevention of EM-IR violations as well,” said Ben Gu, Corporate Vice President of R&D, Multiphysics Systems Analysis Business Unit, Cadence. “With this capability, designers don’t need to over-design the power grid, thereby enabling far better PPA. Customers are seeing impressive results as they can leverage this breakthrough technology to fix up to 95% of violations prior to signoff and achieve more than 2X productivity improvement in EM-IR closure.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.