Open-source Microprocessor
March 31, 2016 | ETH ZurichEstimated reading time: 3 minutes
In future, it will be easier and cheaper for developers at universities and SMEs to build wearable microelectronic devices and chips for the Internet of Things, thanks to the PULPino open-source processor, which has been developed at ETH Zurich and the University of Bologna.
Software source codes and hardware designs tend to be closely guarded trade secrets. Not so with open-source products. For instance, the code of open-source software is freely available to all: the best known example is the Linux operating system. Not only are interested developers able to use the software, they can also further develop it and adapt it to their own needs.
Open-source products also exist on the hardware side. Examples are open micro-controller boards such as Arduino or Raspberry Pi, of which blueprints are publicly available. However, these boards are based on commercial chips, whose internal architecture is not open-source. A few days ago, scientists at ETH Zurich and the University of Bologna, led by ETH Professor Luca Benini, open sourced the full design of one of their microprocessor systems – in a way that maximises the freedom of other developers to use and change the system, says Benini. “It will now be possible to build open source hardware from the ground up.”
“In many recent examples of open-source hardware, usage is restricted by exclusive marketing rights and non-competition clauses,” says Benini. “Our system, however, doesn’t have any strings attached when it comes to licensing.” The arithmetic instructions that the microprocessor can perform are also open source: the scientists made the processor compatible with an open-source instruction set – RISC-V – developed at the University of California in Berkeley.
Processor for wearable microsystems
The new processor is called PULPino and it is designed for battery-powered devices with extremely low energy consumption (PULP stands for ‘parallel ultra low power’). These could be for chips for small devices, such as smartwatches, sensors for monitoring physiological functions (which can communicate with a heart rate monitor, for instance) or sensors for the Internet of Things.
Smartwatch
Benini offers an example from the research currently underway in his lab: “Using the PULPino processor, we are developing a smartwatch equipped with electronics and a micro camera. It can analyse visual information and use it to determine the user’s whereabouts. The idea is that such a smartwatch could one day control something like home electronics.” It is quite a challenge to accommodate all this in the smallest of spaces on a microprocessor with a tiny power draw of only a few milliwatts, particularly since the computing capacity for the image analysis must be sufficiently large.
Joint development
PULPino is also being used in other research projects that Benini is working on with Swiss and European research institutions, including Cambridge University. The fact that the processor is now open source in these projects gives the ETH professor great hope: “Until now, such research projects came about mainly as a result of personal contacts, and the partners had to negotiate a separate license agreement for each project. PULPino is now more easily available. We hope that there will be more collaborations in the future and that these will also be easier.”
The scientists want to work with other project partners to jointly develop academically interesting extensions to PULPino; these would also be open source, thus allowing the number of the hardware’s functional components to steadily grow.
Interesting for the industry
But PULPino should also be of benefit to the SME environment typical in Switzerland and Europe. “The production of microchips has become cheap in recent years because semiconductor manufacturers have built up large production capacities that they must use,” explains Benini. More expensive is the design process: “It would be far too expensive in terms of engineering effort to design a complex chip from scratch, especially for SMEs. Instead, developers usually purchase pre-designed functional components that they integrate in the chip design. The licensing fees for such components are often a substantial portion of the overall production costs.”
Development costs are reduced considerably with the open-source royalty-free design, which benefits SMEs as well as ETH, says Benini: “It could result in new research and development partnerships with industry to jointly develop novel chip components on the basis of PULPino.” PULPino's developers are therefore planning to make their microprocessor more widely known to the open-source hardware community this year.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.