Ferroelectric localized field enhanced nanowire photodetectors
April 5, 2016 | Shanghai Institute of Technical PhysicsEstimated reading time: 1 minute
In recent years, one-dimensional semiconductor nanowires have been widely applied in photodetectors due to their excellent optoelectronic characteristics such as tunable light absorption, fast-response, and efficient light-to-current conversion. However, defect-induced intrinsic carriers and surface trapped charges at certain level result in appreciable dark currents, thus lowering the ratio of light to dark current (Ilight/Idark), limiting the detection performance of the photodetectors.
Therefore, it is an urgent need to develop a unique device structure that can deplete the concentration of those defect/trap induced carriers, and thus increase signal-to-noise ratio and detectivity of nanowire based photodetectors.
Now, a research team based at the Shanghai Institute of Technical Physics (SITP), has designed a high-performance nanowire photodetector with side-gated structure by combining ferroelectric materials and nanowires, and the as-fabricated device can be employed to reduce the dark current and increase the sensitivity of the photodetectors.
The results have been published in the March 17, 2016 online edition of Nano Letters ("When Nanowires Meet Ultrahigh Ferroelectric Field–High-Performance Full-Depleted Nanowire Photodetectors").
The researchers designed and fabricated a novel type of ferroelectric-enhanced side-gated single nanowire photodetectors for the first time. The intrinsic carriers in the nanowire channel can be fully depleted by the ultra-high electrostatic field from polarization of P(VDF-TrFE) ferroelectric polymer. In this scenario, the dark current is significantly reduced and thus the sensitivity of the photodetector is increased even when the gate voltage is removed.
Utilizing this device structure, a typical single InP nanowire photodetector exhibits high photoconductive gain of 4.2 × 105, responsivity of 2.8 × 105 A W-1 and specific detectivity (D*) of 9.1 × 1015 Jones at λ = 830 nm.
To further demonstrate the universality of the configuration, ferroelectric polymer side-gated single CdS nanowire photodetectors have been fabricated and demonstrated with ultra-high photoconductive gain of 1.2 × 107, responsivity of 5.2 × 106 A W-1 and D* up to 1.7 × 1018 Jones at λ = 520 nm.
Additionally, the device also shows the advantages of fast-response, stability at room temperature, low power consumption and so on.
These results demonstrate a new generic device structure design that can lead to controllable, full-depleted, high-performance and low power consumption nanowire photodetectors for a broad application.
Suggested Items
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
CACI Awarded $1.3 Billion Task Order to Provide Communications and Information Technology Expertise
04/26/2024 | CACI International Inc.CACI International Inc announced that it has been awarded a five-year task order worth a total estimated value of $1.3 billion to provide communications and information technology expertise to U.S. European Command (USEUCOM) and U.S. Africa Command (USAFRICOM).
Intel Gaudi, Xeon and AI PC Accelerate Meta Llama 3 GenAI Workloads
04/22/2024 | Intel CorporationMeta launched Meta Llama 3, its next-generation large language model (LLM). Effective on launch day, Intel has validated its AI product portfolio for the first Llama 3 8B and 70B models across Intel® Gaudi® accelerators, Intel® Xeon® processors, Intel® Core™ Ultra processors and Intel® Arc™ graphics.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
IDTechEx Explores the Role of 3D Cu-Cu Hybrid Bonding in Powering Future HPC and AI Products
04/18/2024 | PRNewswireSemiconductor packaging has evolved from traditional 1D PCB levels to cutting-edge 3D hybrid bonding at the wafer level, achieving interconnecting pitches as small as single micrometers and over 1000 GB/s bandwidth. Key parameters, including Power, Performance, Area, and Cost, are crucial considerations