Over 50% of LCD Panels for TVs to Adopt GOA Design in Second Half of 2016
May 12, 2016 | TrendForceEstimated reading time: 2 minutes
According to WitsView, GOA has already been incorporated into the design of the IT and smartphone panels for some time, but this solution just began to make rapid inroads in the TV panel market around the second half of 2015. The GOA design can effectively cut cost by eliminating the need for Gate IC components that are used to switch the backplane transistors on or off.
Using a 55-inch LCD TV panel as an example, the traditional TFT-LCD design would require four and eight Gate ICs respectively for FHD and 4K resolutions. The GOA design by contrast would require none for the same size panel for both resolution specs. The absence of the Gate ICs would in turn bring down the production cost by 2~3%. Additionally, removing Gate IC allows the left and right borders of a display to become thinner. GOA panels therefore can be used to develop a variety of narrow-bezel or bezel-less display systems.
South Korean panel makers are more mature in the development of the GOA solutions, says WitsView. Currently, all of their new panel products in sizes 65 inches and under are based on the GOA design. While Taiwanese and Chinese panel makers are behind in progress, they are planning to start applying this technology to mass-volume products (e.g. 32-, 40- and 50-inch panels) in the second half of this year.
The widespread adoption of GOA in the display industry has dampened the earlier optimism of IC manufacturers about 4K TVs becoming mainstream. The initial expectation from the IC industry was that display application products would boost the overall revenue and shipments because the IC usage volume for an LCD panel was supposed to grow in correlation with the increase in resolution. GOA, however, has challenged this assumption.
About Gate-on-Array (GOA):
An LCD TV panel based on the conventional design requires two types of driver ICs – the Source IC at the bottom of the panel and the Gate IC on the side of the panel. The former controls the voltages that acts as signals to the transistors on the backplane, while the latter switches the transistors on/off. The interactions between the two ICs ultimately control the color of each pixel cell on the display by regulating the amount of the light passing through each cell.
GOA is a design that integrates Gate IC function into the TFT-Array process, so there is no need for a separate IC component attached to the side of the panel. This solution therefore saves panel production cost and reduces the thickness of left/right borders of the display system.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.