Reaching the Optimal Theoretical Thickness of Ferroelectric Capacitors
April 4, 2017 | Institute for Basic ScienceEstimated reading time: 4 minutes
Most of our computers, cameras, phones and other electronic devices, contain a silicon-based memory called Flash. Only in some cases, another type of memory technology is used: the Ferroelectric RAM (FeRAM). Developed 10 years ago, FeRAM was surpassed by Flash and never really took off. Although FeRAM has lower power usage and faster writing performance, it suffers from some flaws. Firstly, the process of reading FeRAM memory is destructive, meaning that reading the memory sweeps it out. So even if FeRAM devices are potentially faster at writing memory, they are slower at reading it, because every time the device reads the data, it also needs to write them again. Secondly, it has limited storage densities, so that bigger devices are necessary to store the same amount of data. Interestingly, reducing the thickness of the ferroelectric component down to around 1.4-2.6 nanometers can solve both issues at the same time. Researchers at the Center for Correlated Electron Systems, within the Institute for Basic Science (IBS) managed to build functional 1.4 nanometer thick ferroelectric capacitors. Published in Advanced Materials, this research opens new possibilities for getting a step closer to the next-generation devices based on Ferroelectric Tunnel Junctions rather than silicon.
As magnets have a spontaneous magnetic polarization, that is they have a north and south pole, ferroelectric materials have a spontaneous electric polarization, which affects the position of positive and negative electric dipoles inside the material and can be reversed by the application of an external electric field. This characteristic enables ferroelectric capacitors to store memory.
IBS scientists built a model of ferroelectric capacitor composed of a thin film of the ferroelectric material barium titanate (BaTiO3) sandwiched in-between two electrodes of strontium ruthenate (SrRuO3). The thickness of BaTiO3 is critical for the performance of the capacitor.
In a device thicker than a couple of nanometers, memory can be stored by controlling the direction of electric polarization inside the ferroelectric materials. However, reading this memory will inverse the sign of polarization, canceling the information (destructive reading). On the other hand, with a thinner BaTiO3 layer around 1.4-2.6 nanometer, new quantum physics laws emerge and the electrons from the electrodes are more likely to tunnel through BaTiO3. With quantum tunneling mechanism, reading the memory is non-destructive, less electric power is needed and the devices can be packed into smaller spaces.
Figure 1: Schematic comparison between ferroelectric capacitors with different characteristics.
(Left) Current ferroelectric capacitors are 100-200 nm thick. The ferroelectric layer is spontaneously polarized (yellow arrows) and changes its direction of polarization in the presence of an external electric field. However, these devices have a destructive memory and they are hard to pack in a small space. (Center) Reducing the size of the ferroelectric layer to 1.4 nm improves the integrability and allows a quantum physics effect, called electron tunneling, where electrons from the electrode tunnel through the ferroelectric layer. In this way, the memory becomes non-destructive. However, the ferroelectric layers produced with the standard procedure, using an oxygen partial pressure of 150 mTorr, loose their ferroelectricity because of the irregular interface between the ferroelectric layer and the top electrode. (Right) IBS scientists solved this problem by reducing the oxygen partial pressure to 5 mTorr. The resulting thin capacitor has a uniform interface and is ferroelectric.
Building functional ferroelectric capacitors of the right thickness has been a hard task. Even when the ferroelectric layer was thin enough, adding the top electrode caused the device to loose its ferroelectricity. IBS scientists noted that this is caused by irregularities in the interface between the top electrode and the BaTiO3 layer. "We thought that heterogeneous interfaces could cause problems and we worked to make them uniform," explains SHIN Yeong Jae, first author of the study. This non-uniformity at the interface does not have a great effect when the thickness of the device is large, but it affects the stability of such thin devices.
In this study, IBS scientists have proposed a method for solving this interface non-uniformity problem. During the standard ferroelectric capacitor manufacturing technique, oxygen gas is injected at a high pressure. They found that reducing oxygen pressure helps to keep the interface uniform. "High oxygen partial pressure of 150 mTorr is usually used, because it is a common belief that it is better to add a lot of oxygen to prevent oxygen vacancies, which are molecules missing oxygen atoms," continues Shin. "This is true, but we found that 5 mTorr is a good compromise to achieve homogeneous interface without oxygen vacancies."
Figure 2: Ferroelectric capacitor with uniform interface.
IBS scientists achieved a uniform interface between the 1.4 nm thick ferroelectric layer (barium titanate, BaTiO3, BTO) and the top electrode strontium ruthenate (SrRuO3, SRO).
Decreasing the oxygen pressure from 150 mTorr to 5 mTorr made the trick: "We see that the oxygen partial pressure used in the experiment is a key variable to improve the interface, now we want to understand how this happens," concludes Shin.
Suggested Items
Happy’s Tech Talk #27: Integrated Mesh Power System (IMPS) for PCBs
04/08/2024 | Happy Holden -- Column: Happy’s Tech TalkA significant decrease in HDI substrate production cost can be achieved by reducing the number of substrate layers from conventional through-hole multilayers and microvia multilayers of eight, 10, 12, and more to only two layers. Besides reducing direct processing steps, the yield will increase as defect-producing operations are eliminated. The integrated mesh power system (IMPS) was invented in the latter years of MCM-D use for thin-film fabrication. Those geometries fit today into our use of ultra HDI.
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.
Now Available: Episode 4, Season 2 of Designing for Reality—Lamination
04/04/2024 | I-Connect007I-Connect007 has just released the latest episode of its podcast series, On the Line With..., which focuses on designing for reality in the electronics industry. Multilayer boards bring along a completely different set of processes. In this installment, ASC Sunstone VP/Manager Matt Stevenson discusses manufacturing techniques for multilayer boards. Of course, this necessitates a review of drill and registration techniques, followed by the ins and outs of lamination.
Heavy Copper PCBs: Bridging the Gap Between Design and Fabrication, Part 1
04/01/2024 | Yash Sutariya, Saturn Electronics ServicesThey call me Sparky. This is due to my talent for getting shocked by a variety of voltages and because I cannot seem to keep my hands out of power control cabinets. While I do not have the time to throw the knife switch to the off position, that doesn’t stop me from sticking screwdrivers into the fuse boxes. In all honesty, I’m lucky to be alive. Fortunately, I also have a talent for building high-voltage heavy copper circuit boards. Since this is where I spend most of my time, I can guide you through some potential design for manufacturability (DFM) hazards you may encounter with heavy copper design.
Kioxia, WD Elevate Capacity Utilization, Pushing NAND Flash Supply Growth to 10.9%
03/19/2024 | TrendForceTrendForce reports that anticipation of NAND Flash price hikes into Q2 has motivated certain suppliers to minimize losses and lower costs in hopes of returning to profitability this year.