On the Way to a Next-Generation Modular Supercomputer
May 9, 2017 | Forschungszentrum JülichEstimated reading time: 2 minutes
Intel and Forschungszentrum Jülich together with ParTec and DELL today announced a cooperation to develop and deploy a next-generation modular supercomputing system. Leveraging the experience and results gained in the EU-funded DEEP and DEEP-ER projects, in which three of the partners have been strongly engaged, the group will develop the necessary mechanisms required to augment JSC’s JURECA cluster with a highly-scalable component named “Booster” and being based on Intel Scalable Systems Framework (Intel SSF).
“This will be the first-ever demonstration in a production environment of the Cluster-Booster concept, pioneered in DEEP and DEEP-ER at prototype-level, and a considerable step towards the implementation of JSC’s modular supercomputing concept”, explains Prof. Thomas Lippert, Director of the Jülich Supercomputing Centre. Modular supercomputing is a new paradigm directly reflecting the diversity of execution characteristics, found in modern simulation codes, in the architecture of the supercomputer. Instead of a homogeneous design, different modules with distinct hardware characteristics are exposed via a homogeneous global software layer that enables optimal resource assignment.
Code parts of a simulation that can only be parallelized up to a limited concurrency level stay on the Cluster – equipped with faster general-purpose processor cores – while the highly parallelizable parts are to run on the weaker Booster cores but at much higher concurrency. In this way increased scalability and significantly higher efficiency with lower energy consumption can be reached, addressing both big data analytics and Exascale simulation capabilities.
“Intel’s holistic solution portfolio for high performance computing democratizes access to powerful tools for scientific discovery and commercial innovation," said Trish Damkroger, Vice President of Technical Computing at Intel. “As we look to the challenges of improving performance and system efficiency, advances like JSC’s modular supercomputer concept will help bring ever greater capabilities to more users, to extend what is possible with HPC clusters.”
Technical Specifications
The JURECA Booster will use Intel Xeon Phitm processor 7250-F with on-package Intel Omni-Path Architecture (Intel OPA) interfaces for maximum scalability and power efficiency. The system will be delivered by Intel with its subcontractor Dell, utilizing Dell’s PowerEdge C6230P servers. Once installed, it will provide a peak performance of 5 Petaflop/s. The system was co-designed by Intel and JSC to enable maximum scalability for large-scale simulations. The JURECA Booster will be directly connected to the JURECA cluster, a system delivered by T-Platforms in 2015, and both modules will be operated as a single system. As part of the project a novel high-speed bridging mechanism between JURECA’s InfiniBand EDR and the Boosters’ Intel OPA interconnect will be developed by the group. Together with the modularity features of ParTec’s ParaStation ClusterSuite, this will enable efficient usage of the whole system by applications flexibly distributed across the modules.
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Taiyo Circuit Automation Installs New DP3500 into Fuba Printed Circuits, Tunisia
04/25/2024 | Taiyo Circuit AutomationTaiyo Circuit Automation is proud to be partnered with Fuba Printed Circuits, Tunisia part of the OneTech Group of companies, a leading printed circuit board manufacturer based out of Bizerte, Tunisia, on their first installation of Taiyo Circuit Automation DP3500 coater.
Vicor Power Orders Hentec Industries/RPS Automation Pulsar Solderability Testing System
04/24/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, is pleased to announce that Vicor Power has finalized the purchase of a Pulsar solderability testing system.
Lockheed Martin Successfully Transitions Long Range Discrimination Radar To The Missile Defense Agency
04/23/2024 | Lockheed MartinThe Long Range Discrimination Radar (LRDR) at Clear Space Force Station in Clear, Alaska, completed DD250 final acceptance and was officially handed over to the Missile Defense Agency in preparation for an Operational Capability Baseline (OCB) decision and final transition to the Warfighter. In addition, prior to this transition, the system has started Space Domain Awareness data collects for the United States Space Force.