Hybrid Circuit Combines Single-Photon Generator and Efficient Waveguides on One Chip


Reading time ( words)

Scientists at the National Institute of Standards and Technology (NIST) and their collaborators have taken a new step forward in the quest to build quantum photonic circuits—chip-based devices that rely on the quantum properties of light to process and communicate information rapidly and securely.

The quantum circuit architecture devised by the team is among the first to combine two different types of optical devices, made from different materials, on a single chip—a semiconductor source that efficiently generates single particles of light (photons) on demand, and a network of “waveguides” that transports those photons across the circuit with low loss. Maximizing the number of photons, ideally having identical properties, is critical to enabling applications such as secure communication, precision measurement, sensing and computation, with potentially greater performance than that of existing technologies.

The architecture, developed by Marcelo Davanco and other NIST researchers along with collaborators from China and the U.K., employs a nanometer-scale semiconductor structure called a quantum dot—made from indium arsenide—to generate individual photons on the same chip as the optical waveguides—made from silicon nitride. Combining these two materials requires special processing techniques. Such hybrid circuit architectures could become building blocks for more complex systems.

Previously, quantum integrated photonic circuits typically consisted of only passive devices such as waveguides and beam splitters, which let photons through or allowed them to coalesce. The photons themselves still had to be produced outside the chip, and getting them onto the chip resulted in losses, which significantly degraded the performance of the circuit. Circuit architectures that did include quantum light generation on a chip either incorporated sources that only produced photons randomly and at low rates—which limits performance—or had sources in which one photon was not necessarily identical with the next. In addition, the fabrication processes supporting these previous architectures made it difficult to scale up the number, size and complexity of the photonic circuits.

In contrast, the new architecture and the fabrication processes the team developed should enable researchers to reliably build larger circuits, which could perform more complex computations or simulations and translate into higher measurement precision and detection sensitivity in other applications.

The quantum dot employed by the team is a well-studied nanometer-scale structure: an island of the semiconductor indium arsenide surrounded by gallium arsenide. The indium arsenide/gallium arsenide nanostructure acts as a quantum system with two energy levels—a ground state (lower energy level) and an excited state (higher energy level). When an electron in the excited state loses energy by dropping down to the ground state, it emits a single photon.

Unlike most types of two-level emitters that exist in the solid state, these quantum dots have been shown to generate—reliably, on demand, and at large rates—the single photons needed for quantum applications. In addition, researchers have been able to place them inside nanoscale, light-confining spaces that allow a large speedup of the single-photon emission rate, and in principle, could also allow the quantum dot to be excited by a single photon. This enables the quantum dots to directly assist with the processing of information rather than simply produce streams of photons.

The other part of the team’s hybrid circuit architecture consists of passive waveguides made of silicon nitride, known for their ability to transmit photons across a chip’s surface with very low photon loss. This allows quantum-dot-generated photons to efficiently coalesce with other photons at a beam splitter, or interact with other circuit elements such as modulators and detectors.

“We’re getting the best of both worlds, with each behaving really well together on a single circuit,” said Davanco. In fact, the hybrid architecture keeps the high performance achieved in devices made exclusively of each of the two materials, with little degradation when they are put together. He and his colleagues described the work (link is external) in a recent issue of Nature Communications.

To make the hybrid devices, Davanco and his colleagues first bonded two wafers together—one containing the quantum dots, the other containing the silicon nitride waveguide material. They used a variation of a process that had originally been developed for making hybrid photonic lasers, which combined silicon for waveguides and compound semiconductors for classical light emission. Once the bonding was finished, the two materials were then sculpted with nanometer-scale resolution into their final geometries through state-of-the-art semiconductor device patterning and etching techniques.

Although this wafer bonding technique was developed more than a decade ago by other researchers, the team is the first to apply it towards making integrated quantum photonic devices.

“Since we have expertise in both fabrication and quantum photonics, it seemed clear that we could borrow and adapt this process to create this new architecture,” notes Davanco.

This work was performed in part at NIST's Center for Nanoscale Science and Technology (CNST), a shared-use facility available to researchers from industry, academia and government, and also included researchers from NIST’s Physical Measurement Laboratory.

Share


Suggested Items

DARPA’s Drive to Keep the Microelectronics Revolution at Full Speed Builds Its Own Momentum

08/28/2017 | DARPA
To perpetuate the pace of innovation and progress in microelectronics technology over the past half-century, it will take an enormous village rife with innovators. This week, about 100 of those innovators throughout the broader technology ecosystem, including participants from the military, commercial, and academic sectors, gathered at DARPA headquarters at the kickoff meeting for the Agency’s new CHIPS program, known in long form as the Common Heterogeneous Integration and Intellectual Property (IP) Reuse Strategies program.

Beyond Scaling: An Electronics Resurgence Initiative

06/05/2017 | DARPA
The Department of Defense’s proposed FY 2018 budget includes a $75 million allocation for DARPA in support of a new, public-private “electronics resurgence” initiative. The initiative seeks to undergird a new era of electronics in which advances in performance will be catalyzed not just by continued component miniaturization but also by radically new microsystem materials, designs, and architectures.

NASA Investigates Techniques for Cooling 3-D Integrated Circuits Stacked Like a Skyscraper

11/02/2015 | NASA
Future integrated circuitry is expected to look a lot like skyscrapers: units will be stacked atop one another and interconnects will link each level to its adjacent neighbors, much like how elevators connect one floor to the next. The problem is how do integrated-circuit designers remove heat from these tightly packed 3-D chips? The smaller the space between the chips, the harder it is to remove the heat.



Copyright © 2017 I-Connect007. All rights reserved.