Cyber Defense for Nanoelectronics
May 30, 2019 | University of StuttgartEstimated reading time: 2 minutes
Today’s societies critically depend on electronic systems. Past spectacular cyber-attacks have clearly demonstrated the vulnerability of existing systems and the need to prevent such attacks in the future. The majority of available cyber-defenses concentrate on protecting the software part of electronic systems or their communication interfaces.
However, manufacturing technology advancements and the increasing hardware complexity provide a large number of challenges so that the focus of attackers has shifted towards the hardware level. We saw already evidence for powerful and successful hardware-level attacks, including Rowhammer, Meltdown and Spectre.
These attacks happened on products built using state-of-the-art microelectronic technology, however, we are facing completely new security challenges due to the ongoing transition to radically new types of nanoelectronic devices, such as memristors, spintronics, or carbon nanotubes and graphene based transistors.
The use of such emerging nanotechnologies is inevitable to address the key challenges related to energy efficiency, computing power and performance. Therefore, the entire industry, are switching to emerging nano-electronics alongside scaled CMOS technologies in heterogeneous integrated systems.
These technologies come with new properties and also facilitate the development of radically different computer architectures. The new technologies and architectures provide new opportunities for achieving security targets, but also raise questions about their vulnerabilities to new types of hardware attacks.
The new Priority Program at the University of Stuttgart "Nano Security: From Nano-Electronics to Secure Systems" was approved in March 2019 and the first projects will start in 2020. It's main objective is to understand the implications of emerging nano-electronics to system security, and specifically:
To assess possible security threats and vulnerabilities stemming from novel nano-electronics. Such weaknesses can be due to fundamental properties of nano-electronic devices, or result from designers neglecting security. One goal of the SPP is to take security into account during the complete development and product life cycle. A central challenge here is to establish the connection between hardware blocks vulnerable to attacks and the consequences of the attacks at the system level.
To develop innovative approaches for system security based on nano-electronics. Security requires hardware trust anchors, which are hard to design with current technologies. For example, all current solutions to the problem of secure storage of cryptographic keys have known weaknesses. This SPP will push the use of new technology features for secure trust anchors, e.g., building new types of secure memories or PUFs.
The SPP Nano Security will enforce strong cooperation between scientists working on lower and higher levels of abstraction to develop innovative solutions for omnipresent hardware trust anchors in future computing systems, including the Internet of Things. This SPP will give security designers a new set of methods and solutions for winning the race between attackers and defenders for the next decade.
Suggested Items
Book Excerpt: The Printed Circuit Assembler’s Guide to... Factory Analytics
04/24/2024 | I-Connect007 Editorial TeamIn our fast-changing, deeply competitive, and margin-tight industry, factory analytics can be the key to unlocking untapped improvements to guarantee a thriving business. On top of that, electronics manufacturers are facing a tremendous burden to do more with less. If you don't already have a copy of this book, what follows is an excerpt from the introduction chapter of 'The Printed Circuit Assembler’s Guide to... Factory Analytics: Unlocking Efficiency Through Data Insights' to whet your appetite.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
Winner of The Science Show Rakett 69 Receives Incap Scholarship
04/24/2024 | IncapThe winner of the Rakett 69 science show, Andri Türkson, who stood out as an electronics enthusiast, received a scholarship from Incap Estonia, along with an internship opportunity in Saaremaa.
Alternative Manufacturing Inc. Awarded QML Requalification to IPC J-STD-001 and IPC-A-610
04/24/2024 | IPCIPC's Validation Services Program has awarded an IPC J-STD-001 and IPC-A-610 Qualified Manufacturers Listing (QML) requalification to Alternative Manufacturing Inc (AMI).