Compound Photonics Selects Velocity CAE Design-to-Test Tools From Alliance ATE


Reading time ( words)

Alliance ATE Consulting Group, Inc. announces today that Compound Photonics U.S. Corporation, a global leader and innovator of high-performance microdisplay solutions for wearable and automotive applications, has selected the Velocity CAE Design-to-Test software for their vector translation requirements. The Velocity CAE software provides semiconductor manufacturers with industry leading automation and processing, enabling translation of WGL, STIL and EVCD simulations to Automatic Test Equipment (ATE) platforms.  Velocity CAE also generates Verilog files encoded with the ATE Manufacturer’s information to be simulated producing Guaranteed-by-Design manufacturing test files. This process ensures first-pass success, eliminating the resource draining requirement of design engineers having to re-engineer new Verilog test benches months later in the release process, delaying Time-to-Market.

"Alliance ATE's Velocity CAE tools provide Compound Photonics with a comprehensive and easy to use toolset that enables our engineers to be extremely productive in a very short period of time," said Ian Kyles, Vice President of Engineering. "The Velocity tools simplify test vector conversion and design validation by generating high quality ATE files and Verilog test benches; it’s an extremely efficient solution for our Design-to-Test requirements. 

“Alliance ATE's customers are able to evaluate and integrate Velocity CAE very quickly into their Design-to-Test process. We’re seeing significant demand for the Velocity CAE tools in the marketplace,” said Bill Wymbs, CEO of Alliance ATE. "Velocity CAE provides customers with the industry's easiest to use and most efficient Design-to-Test tools that produce Guaranteed-by-Design manufacturing files through the “REPLAY” process. Anyone that has had their lead designers stop and go back to debug Verilog test benches will want to use Velocity REPLAY. The real Time-to-Market bottleneck is generating Verilog test benches that are guaranteed to work in manufacturing the first time.”

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2019 I-Connect007. All rights reserved.