Space Saving, 3.3V I/O FBGA Two-Speed Synchro/Resolver Combiner from DDC


Reading time ( words)

Data Device Corporation (DDC) introduces a redesigned version of its popular Synchro/Resolver two-speed combiner, now featuring 3.3V I/O within a compact and highly efficient FBGA (Fine Pitch Ball Grid Array) package. The SD-15901 FBGA design provides space and power savings with a 34% smaller footprint and 35% less power dissipation than the previous generation, enabling SWaP optimization of PCB layout and ease of assembly with ball grid array surface mounting. 

Using coarse and fine digital angle inputs, the combiner provides up to 22-bit angle resolution, making it ideal for high-performance position control systems requiring real-time precision resolution. Additionally, the SD-15901 is RoHS compliant, and rated for the full military temperature range (-55°C to +125°C).

Benefits include:

  • Optimized Performance and Design
    • High resolution (up to 22 bits)
    • Small footprint (23 mm x 23 mm) saves board space, 34% smaller compared with (28.4 mm x 28.4 mm) of previous generation
    • Low power dissipation, 35% less power dissipated than previous generation (at nominal operation)
    • FBGA design enables ease of assembly
  • Flexibility & Ease of Use
    • Can be used with all 3.3V Synchro/Resolver converters and processors, no logic shifters required
    • No software or calibration required
  • Environmental
    • Military temperature range (-55°C to +125°C)
    • RoHS compliant

"DDC’s second generation Synchro/Resolver two-speed combiner offers significant SWaP savings along with high resolution, to enable optimized PDB design," Roger Tomassi, DDC Product Line Manager, Motion Feedback.

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2019 I-Connect007. All rights reserved.