Cadence Announces Industry’s First Verification IP for PHY Covering Multiple Protocols
February 26, 2020 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. today announced the availability of the industry’s first Verification IP (VIP) for physical layer (PHY) verification. The Cadence® VIP for PHY covers multiple protocols and allows customers to thoroughly test and optimize their PHY designs, accelerating the development of data center, artificial intelligence (AI), machine learning (ML) and mobile application designs.
The Verification IP for PHY is part of the Cadence Verification Suite™ and supports the company’s Intelligent System Design™ strategy, enabling SoC design excellence through best-in-class IP. For more information on the Cadence PHY VIP, please visit www.cadence.com/go/PHYVIP.
The new Cadence VIP for PHY offers customers a comprehensive verification solution for the most complicated and challenging physical-layer interfaces and protocols, including PIPE 5.2 for PCI Express® (PCIe®) 5.0, USB3 and USB4, DFI for LPDDR4, DDR5 and HBM2E, and MIPI® D-PHY?/C-PHY? for CSI-2? 2.0 and DSI? 2.0. With the PHY VIP, customers can shorten time to market through advanced built-in capabilities for PHY verification such as:
- PHY-level timing checks
- Ability to drive protocol-aware and protocol-agnostic traffic for exhaustive testing
- A built-in scoreboard for analyzing receive path, transmit path and loopback
- Control over jitter, spread spectrum clock and bit error rate
Additionally, the solution includes Cadence TripleCheck™ technology, which provides users with a PHY-related verification plan that is linked to the specification as well as comprehensive coverage models and a test suite to ensure compliance with the interface specification.
“Our PHY team has successfully utilized Cadence VIP for verification of various protocols such as USB3 and PCIe 4.0, enabling us to quickly deliver unique and innovative designs for a broad range of applications,” said Realtek’s Vice President and Spokesman, Yee-Wei Huang. “With the complexity inherent in verifying PHY designs, Cadence VIP for PHY addresses a critical and challenging verification task and provides the speed and accuracy we need to help our customer’s time to market.”
“PHY verification requires unique methods to ensure that all timing, power and throughput requirements are met in various conditions,” said Moshik Rubin, Verification IP product management group director, System and Verification Group at Cadence. “With the industry’s first dedicated VIP for PHY, we’re enabling our customers to verify their PHY designs effectively, ensuring the designs comply with the standard specification and meet application-specific performance metrics to provider the fastest path to IP verification closure.”
Suggested Items
SMTA’s Conducts First UHDI Symposium
03/29/2024 | Marcy LaRont, PCB007 MagazineSMTA’s first UHDI Symposium in Peoria, Arizona, on Tuesday, March 26 featured a standout full-day technical program with 11 separate presentations on what will be required for our companies to move to ultra HDI manufacturing. The event was the brainchild of Tara Dunn, SMTA director of training and education. It included a compelling and collaborative presentation by David Haboud of Altium, John Johnson of American Standards Circuits, and Chrys Shea of Shea Engineering, who had spent the past several weeks creating and building an appropriate SMT test board vehicle for UHDI, something that was passed around for all conference goers to see and touch.
PCBflow Helps Designers Choose Best Manufacturer for the Job
03/28/2024 | Andy Shaughnessy, Design007 MagazineI recently spoke with a few technologists who have first-hand experience with PCBflow: Susan Kayesar, technical product manager with Siemens; Evgeny Makhline, CTO of Nistec, a CEM based in Israel; and Peter Tranitz, senior director of technology solutions and leader of the IPC Design Initiative. They explain how PCBflow functions, from the designer’s and manufacturer’s viewpoint, and how this database helps break down the wall between these stakeholders.
Elementary, Mr. Watson: Ensuring Design Integrity
03/28/2024 | John Watson -- Column: Elementary, Mr. WatsonBack in February, many of us watched the "Big Game." It reminded me of the saying, “It's not how you start that is important, but rather how you finish." It is perfectly okay when you are talking about sports, you get off to a bad first half and need to recover in the second half. However, when it comes to PCB design, this is not a good practice. If things start badly, they usually don't recover. They continue down that same path, costing more money and losing design time.
Arrow Electronics Launches Intelligent Vision Ecosystem
03/27/2024 | BUSINESS WIREArrow Electronics, Inc. is utilizing the onsemi Imager Access System (IAS) module standard for developing intelligent vision solutions for use in robotics, machine vision, commercial cameras and other uses.
Dymax Will Exhibit Light-Cure Solutions for Today’s Electronics at IPC APEX 2024
03/26/2024 | DymaxDymax, a leading manufacturer of rapid and light-curing materials and equipment, will exhibit at the IPC APEX EXPO 2024 in Anaheim, CA, April 9-11.