Sondrel Looking for Electronic Designers to Become Chip Architects


Reading time ( words)

Designing a large complex chip is not simply question of connecting together a set of IP blocks, according to Sondrel. There is considerable creativity required as well. “Just like a great building design needs a great architect, a great chip design needs a great chip architect,” explains Graham Curren, Sondrel’s CEO and Founder. “Electronic designers are very logical and precise but a chip architect needs to also be creative as well to be able to think of a range of different ways to solve a problem. Being able to use both the left and right halves of the brain is a rare skill in electronic design. We are actively looking for such people to join us as chip architects as they play a fundamental role in the creation of the big complex chip designs that we do.”

The real-world process of designing a big chip starts with a customer brief which can range from a simple outline of what is required through to a very detailed specification depending on the experience of the customer. Sondrel has a team of Solutions Architects that meet to discuss the brief in depth with the customer and create a feasibility study, which crystallises the design into a tangible form. This identifies the technologies and IP needed including which processor, the process node to be used, etc to provide the Power Performance Area summary, of which the Area is critically important as the size of the chip determines its final cost.

Once approved, the task is handed over to the front-end and back-end design teams with an Architect assigned to maintain a high-level view and guide the project as the keeper of the overall technical perspective. “Designing a complex chip can take a couple of years,” explained Rowan Naylor, a System on Chip Architect at Sondrel. “Features and specifications can change over this time -- often called feature creep. The Architect needs creativity to ensure that none of the changes impact on the overall design and functionality. New features typically mean new functionality, which can impact the design, so the task is to ensure that they don’t compromise the design operation or significantly impact the cost and timescales. It’s rather like having a large cloud of possible end solutions and collapsing the size of the cloud over the lifetime of the project to coalesce on the best solution, which requires a high level of creativity to maintain a variety of possible design outcomes simultaneously.”

A key part of the possibility cloud of solutions is the continual trade-offs of the best possible technical solution, which would be unfeasibly expensive, to find the timely, commercially viable solution that achieves the key performance requirements of the project. Rowan Naylor added, “Fortunately, Sondrel has a growing team of Architects with a wide variety of experience to draw upon so we meet regularly to discuss live projects and brainstorm creative ways to solve the wide variety of challenges that always arise with big complex chip designs. Those sessions are enormous fun as the creative energy is huge making them the highlight of the week.”

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2020 I-Connect007. All rights reserved.