Cadence Digital and Custom Flows Achieve Certification for TSMC N3 Process


Reading time ( words)

Cadence Design Systems, Inc. announced that its digital full flow and custom tool suite has been optimized for TSMC’s 3nm (N3) process technology. The Cadence® tools have achieved the latest Design Rule Manual (DRM) and SPICE certification for TSMC’s N3 process. These innovations assist in driving and delivering next-generation mobile, AI and HPC applications, developed on the N3 process technology, with innovative reference flows and methodologies. Cadence and TSMC continue to work closely with customers on production designs on TSMC’s advanced-process technologies.

The certified tool suites support the Cadence Intelligent System Design strategy, enabling customers to achieve SoC design excellence. Cadence’s integrated digital and custom flow is fully convergent and all tools work together seamlessly. Customers can download the corresponding N3 process design kit (PDK) to begin design projects now. To learn more about the Cadence advanced-node solutions, visit www.cadence.com/go/adnnodesolspr.

N3 Digital and Signoff Tool Suite Certification
The Cadence integrated digital full flow has been updated and certified for use on TSMC’s N3 process technology. The flow features enhanced physical optimization and timing signoff closure. It includes the Innovus Implementation System, Liberate Characterization, Liberate Variety Statistical Characterization, Quantus Extraction Solution, Tempus Timing Signoff Solution, Voltus IC Power Integrity Solution and Pegasus Verification System. Additionally, the Genus Synthesis Solution and its predictive iSpatial technology is enabled for these process technologies for mobile, AI and hyperscale designs.

The Cadence digital suite and available reference flows help customers achieve better power, performance and area (PPA) while designing on TSMC’s N3 process. Some of the tool suite enhancements that enable customers to successfully design mobile, AI and HPC systems with improved PPA include, improved extraction accuracy, updated routing rules, accurate LVF-generation during characterization and robust support of advanced coloring.

N3 Custom Tool Suite Certification
The Cadence custom tool suite has been certified on TSMC’s N3 process. The certification includes the Virtuoso® Custom IC design platform, consisting of the Virtuoso Schematic Editor, Virtuoso Layout Suite and Virtuoso ADE Product Suite, the Voltus-Fi Custom Power Integrity Solution, and the Spectre® Circuit Simulation Platform, which includes the Spectre X Simulator.

Cadence has continuously improved its custom design methodologies and capabilities within the Virtuoso Advanced-Node Platform for use with TSMC’s advanced-process technologies. Customers continue to achieve better custom design throughput versus traditional design methodologies using the advanced capabilities within the Virtuoso platform. Custom enhancements for TSMC’s N3 process technology include expanded 3nm design rule support, custom digital color remastering, enhanced analog cell support, additional productivity improvements with an enhanced device-level P&R flow and a front-to-back legacy-node design migration flow.

“By continuing to extend our collaboration with Cadence, we’re providing support for our customers that are designing the next generation of mobile, AI and HPC systems using our latest N3 process,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “Our latest work enables our customers to design with the tools, benefitting from the significant power and performance boost of TSMC’s 3nm process technology and to quickly launch their new product innovations to market.”

“We’ve continued to work closely with TSMC to enable our customers to take advantage of the most advanced technologies required to support today's emerging mobile, AI and HPC applications,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “Based on latest N3 certification from TSMC and our joint successes with customers on N7 and N5 designs, customers are now evaluating our digital reference flow on TSMC’s N3 process technology to take their designs to the next level.”

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2020 I-Connect007. All rights reserved.