Keysight, ROHM Enable Designers to Rapidly Modify SMPS Reference Design for SiC Power Devices
October 8, 2020 | Business WireEstimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that helps enterprises, service providers and governments accelerate innovation to connect and secure the world, and ROHM Semiconductor, a leading semiconductor company, jointly announce a PathWave Advanced Design System (ADS)-compatible workspace that enables designers to perform pre-compliance testing on virtual prototypes of switched-mode power supply (SMPS) designs. This new capability saves time and cost by catching errors early in the design before they become a big problem.
Demand for SMPS is driven by the need for greater efficiency, increased power density and lower cost. Fast, low-loss switches made from silicon carbide (SiC) and related materials will power future applications due to the high performance and efficiency they enable. However, unwanted side effects from high-speed switching include voltage spikes (“ringing”). In addition, it is more difficult to meet conducted and radiated electromagnetic interference (EMI) specifications in higher speed designs. Pre-compliance analysis of a “virtual prototype” or “digital twin” is ideal for managing this challenge, but previously required expertise to build and use the necessary design information, called a “workspace.”
To address this, Keysight teamed with ROHM to create the “twin” of ROHM’s reference design (model P01SCT2080KE-EVK-001) available to mutual customers via Keysight’s website.
Virtual prototypes are complementary to physical prototypes. Physical prototypes are the gold standard for compliance and measured characteristics, but have several drawbacks including: expensive and time consuming to design, build and measure; are vulnerable to catastrophic failure (the infamous “smoke test” that produces actual smoke); and it is hard to get a measurement probe onto interior nodes.
In contrast, virtual prototypes are easy to change and while they do flag device overstress as warning messages during simulation, they never emit real smoke. The voltage, current and fields at every spatial point in the 3D grid and every time step in the simulation can be recorded and made accessible for plotting, even points that are physically inaccessible in the real world such as inside a semiconductor package.
“Many of our customers struggle to deal with layout effects when current slew rate in the switched loop exceeds 1A/ns because even tiny parasitic inductances cause ringing. Suppressing EMI is also a big challenge for them,” said Ippei Yasutake, Group Leader at ROHM. “The digital twin gives our customers the insights they need to make changes without running into problems.”
“This is going to be a big timesaver for anyone wanting to get the most out of designs that use wide bandgap power devices. The layouts can be hard to tame, and EM extraction is key. This workspace and application-specific tool like PEPro makes things much easier,” said Steve Sandler, Managing Director, Picotest.
“SMPS engineers tell me they are all struggling with is designing in this the high di/dt era,” said Yang Zou, Director of Emerging Business at Keysight’s PathWave Software Solutions division. “They really see the value when I explain the pre-compliance ‘virtual prototyping’ capability of this new workspace.”
Suggested Items
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.