Sondrel’s Turnkey Service Provides Concept to Shipping Silicon Service


Reading time ( words)

One of the biggest challenges for a company with a new idea for a chip is managing the whole chain from design through manufacturing and testing to shipping silicon. To solve this, Sondrel provides a full turnkey service that manages every stage of the process of taking a chip from concept to final silicon.

“We have been designing chips for decades,” explained Graham Curren, Sondrel’s CEO and Founder. “We have seen the issues that occur further down the supply chain after us so often that we now offer a complete service that extends to cover the whole supply chain. We work with customers from the very start of concept planning and architecture of a new chip though its design, prototyping and production so we have an intimate working knowledge of every aspect of the chip. And we have earned the trust of the customer so they know that we will provide the continuity of service and excellence right through the rest of the supply chain.”

Sondrel’s Silicon Operations Team supervises and manages all the companies that supply downstream stages after the design is done from liaising with the fabs through to selecting the most appropriate packaging OSAT, Test Development and logistics partner for shipping the final packaged and tested chips.

Fabrice Debart, Sondrel’s Silicon Operations Manager, said, “This fully integrated, end-to-end service ensures that there are no discontinuities or delays in the supply chain. For our customers, this means having a single point of contact to deal with all of the supply chain aspects, allowing them to focus on their core business. This also means a faster time to market for them because we know where possible problems and bottlenecks may arise and how to solve them. For example, how to test a chip with billions of transistors to make sure it is working to specifications? How to define the right test strategy and implement enough test accesses in order to get an optimal coverage and reduce the risks of latent defects? This is even more true in Automotive which requires higher level of quality and targets zero defects. The integrated relationship between the Silicon Operations Team and the chip design team allows us to be very effective in those areas.”

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2020 I-Connect007. All rights reserved.