Vidatronic Achieves up to 10X Speedup Using Cadence Spectre X Simulator


Reading time ( words)

Cadence Design Systems, Inc. announced that Vidatronic, Inc. has successfully used the Cadence® Spectre® X Simulator to achieve leading electromigration and IR drop (EM-IR) reliability analysis on leading-edge 7nm and 5nm analog IP designs for mobile, hyperscale and other consumer electronics. With the Spectre X Simulator, Vidatronic achieved up to 10X speedup and a 3X reduction in memory consumption versus the previous-generation Spectre simulator.

Vidatronic licenses analog intellectual property (IP) designs, including power management unit (PMU), wireless charger, and LED lighting solutions for integration into customers' systems on chip (SoCs) in advanced-process nodes from 180nm down to 5nm.

The Spectre X Simulator enabled the Vidatronic team to test the reliability of their IP within larger blocks, ensuring accurate design measurements. Prior to deploying the Spectre X Simulator, Vidatronic’s design simulation took days, and after, the team was able to complete simulation within hours. The Spectre X simulation flow was straightforward, and there was virtually no learning curve for the designers because the team had previous experience with the legacy Spectre simulator. With one project in particular, the Vidatronic engineering team completed a design simulation with two million nodes, 1.6 million capacitors and 4.04 million resistors in a matter of hours.

“The Spectre X Simulator helped us reach our overall verification goals of improved simulation performance and capacity,” said John Tabler, Principal Member of Technical Staff at Vidatronic. “Cadence helped us deliver signoff accuracy on our 5nm IP design while drastically improving runtime, reducing verification time from days to hours, enabling us to get to market faster.”

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2021 I-Connect007. All rights reserved.