Siemens Extends Support of Multiple IC Design Solutions for TSMC’s Latest Processes
June 16, 2022 | SiemensEstimated reading time: 2 minutes
At the TSMC 2022 Technology Symposium, Siemens Digital Industries Software announced that its ongoing collaboration with longtime foundry partner TSMC has resulted in new product certifications for several of Siemens’ most advanced toolsets.
Siemens’ Aprisa™ digital implementation solution has been certified by TSMC for its industry-leading N5 and N4 advanced process technologies, paving the way for customers to design projects targeting high-volume applications with the fully certified Aprisa technology that supports all design rules and features of TSMC’s latest advanced technologies. To achieve this certification, the Aprisa solution successfully passed a rigorous process that exercised the full physical implementation flow. The Siemens solution passed all signoff criteria, including DRC, LVS, timing, power and power integrity requirements. The Aprisa solution files for N5 and N4 designs will be available from TSMC upon customer request.
The certifications of Siemens’ Aprisa toolset for TSMC’s N5 and N4 processes represent the latest in a series of milestones reflecting Siemens’ strong investment in its Aprisa digital implementation solution to help designers overcome some of the most daunting challenges in today’s integrated circuit designs.
Other Siemens EDA offerings recently certified for TSMC’s latest processes include the Calibre® nmPlatform tool, Siemens’ industry-leading physical verification solution for IC sign-off, as well as the Analog FastSPICE platform, which provides leading-edge circuit verification for nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits. Both of these cornerstone Siemens EDA product lines are now certified for TSMC’s advanced N4P and N3E processes. Additionally, as part of the custom design reference flow (CDRF) for TSMC’s N3E process, the Analog FastSPICE platform supports Reliability Aware Simulation, which includes aging, real-time self-heating effect and advanced reliability features.
“In certifying the Aprisa, Calibre and Analog FastSPICE toolsets for the foundry’s latest, most advanced processes, TSMC and Siemens are collaborating to help mutual customers meet aggressive time-to-market metrics, while achieving optimal performance, power and area,” said Joe Sawicki, executive vice president, IC-EDA for Siemens Digital Industries Software. “Once again, the combined expertise of TSMC and Siemens EDA has provided the global IC design community with joint solutions needed for creating and quickly validating innovative ICs targeting multiple high-growth markets and applications.”
Included in the overall certification of the Calibre platform is Siemens’ Calibre® xACT™ software. This software is now certified for TSMC’s N3E/N4P processes, enabling sign-off parasitic extraction capability for high frequency, high-speed digital and other advanced applications that mutual Siemens and TSMC customers target.
“The successful outcomes of TSMC’s recent collaboration with Siemens EDA help our mutual customers with design solutions benefitting from the significant power reduction and performance boosts of TSMC’s most advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “We look forward to continuing our close partnership with Siemens EDA to deliver difference-making technologies that enable our mutual customers to deliver silicon innovations to market more quickly.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.