Siemens Extends Support of Multiple IC Design Solutions for TSMC’s Latest Processes
June 16, 2022 | SiemensEstimated reading time: 2 minutes
At the TSMC 2022 Technology Symposium, Siemens Digital Industries Software announced that its ongoing collaboration with longtime foundry partner TSMC has resulted in new product certifications for several of Siemens’ most advanced toolsets.
Siemens’ Aprisa™ digital implementation solution has been certified by TSMC for its industry-leading N5 and N4 advanced process technologies, paving the way for customers to design projects targeting high-volume applications with the fully certified Aprisa technology that supports all design rules and features of TSMC’s latest advanced technologies. To achieve this certification, the Aprisa solution successfully passed a rigorous process that exercised the full physical implementation flow. The Siemens solution passed all signoff criteria, including DRC, LVS, timing, power and power integrity requirements. The Aprisa solution files for N5 and N4 designs will be available from TSMC upon customer request.
The certifications of Siemens’ Aprisa toolset for TSMC’s N5 and N4 processes represent the latest in a series of milestones reflecting Siemens’ strong investment in its Aprisa digital implementation solution to help designers overcome some of the most daunting challenges in today’s integrated circuit designs.
Other Siemens EDA offerings recently certified for TSMC’s latest processes include the Calibre® nmPlatform tool, Siemens’ industry-leading physical verification solution for IC sign-off, as well as the Analog FastSPICE platform, which provides leading-edge circuit verification for nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits. Both of these cornerstone Siemens EDA product lines are now certified for TSMC’s advanced N4P and N3E processes. Additionally, as part of the custom design reference flow (CDRF) for TSMC’s N3E process, the Analog FastSPICE platform supports Reliability Aware Simulation, which includes aging, real-time self-heating effect and advanced reliability features.
“In certifying the Aprisa, Calibre and Analog FastSPICE toolsets for the foundry’s latest, most advanced processes, TSMC and Siemens are collaborating to help mutual customers meet aggressive time-to-market metrics, while achieving optimal performance, power and area,” said Joe Sawicki, executive vice president, IC-EDA for Siemens Digital Industries Software. “Once again, the combined expertise of TSMC and Siemens EDA has provided the global IC design community with joint solutions needed for creating and quickly validating innovative ICs targeting multiple high-growth markets and applications.”
Included in the overall certification of the Calibre platform is Siemens’ Calibre® xACT™ software. This software is now certified for TSMC’s N3E/N4P processes, enabling sign-off parasitic extraction capability for high frequency, high-speed digital and other advanced applications that mutual Siemens and TSMC customers target.
“The successful outcomes of TSMC’s recent collaboration with Siemens EDA help our mutual customers with design solutions benefitting from the significant power reduction and performance boosts of TSMC’s most advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “We look forward to continuing our close partnership with Siemens EDA to deliver difference-making technologies that enable our mutual customers to deliver silicon innovations to market more quickly.”
Suggested Items
Altium to Exhibit Latest Innovations at Embedded World 2024
03/15/2024 | AltiumAltium (ASX: ALU), a global leader in electronics design systems, will be at Embedded World 2024 to reveal its latest innovations across its ecosystem, spanning Altium Designer,
OrCADX: High Performance That's Easy to Use
03/14/2024 | Andy Shaughnessy, I-Connect007During DesignCon, I spoke with Chris Banton of EMA about the newest developments around OrCADX, which provides PCB designers with more design automation capability across the whole design process in an easy-to-use GUI. As Chris says, this tool is designed for agile design teams, and features an updated PCB UX, an enhanced 3D engine, SolidWorks integration, and AI for a superior user experience.
Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
03/14/2024 | Cadence Design SystemsCadence Design Systems, Inc. announced a collaboration with Arm to deliver a chiplet-based reference design and software development platform to accelerate software-defined vehicle (SDV) innovation.
Happy’s Tech Talk #26: Balancing the Density Equation
03/14/2024 | Happy Holden -- Column: Happy’s Tech TalkPrinted circuit design and layout is a creative process that has profound implications for electronic products. With the need for more parts on an assembly, or the trend to make things smaller to be portable or for faster speeds, the design process is a challenging one. The process is one of “balancing the density equation” (Figure 1) with considerations for certain boundary conditions like electrical and thermal performance. Unfortunately, many designers do not realize that there is a mathematical process to the layout of a printed circuit
Seika Machinery to Present Solutions to Optimize Production Processes at APEX 2024
03/12/2024 | Seika Machinery, Inc.Seika Machinery, Inc., a leading provider of advanced machinery, materials and engineering services, is gearing up to showcase its latest advancements at Booth 4012 during the 2024 IPC APEX EXPO, slated to take place April 9-11, 2024 at the Anaheim Convention Center in California.