Keysight, Synopsys Collaborate in TSMC’s N6RF Design Reference Flow
June 20, 2022 | Keysight Technologies, Inc.Estimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that delivers advanced design and validation solutions to help accelerate innovation to connect and secure the world, announced that Keysight's PathWave RFPro, integrated with the Synopsys Custom Compiler design environment, is enabled to support TSMC's newest N6RF Design Reference Flow.
EDA tool and design methodology support are critical for integrated circuit (IC) designers. The latest TSMC N6RF Design Reference Flow provides guidance for designers that need to accurately perform circuit design and simulation based on TSMC's advanced N6RF CMOS technology for next generation 5G and wireless applications.
Keysight and Synopsys developed the example custom design in Synopsys Custom Compiler with the capability to perform integrated electromagnetic (EM) analysis and custom radio frequency (RF) device modeling in Keysight PathWave RFPro. Customers can use PathWave RFPro with Custom Compiler as part of an end-to-end workflow that assures EM simulation and circuit layout interoperability.
"With Keysight's PathWave RFPro EM simulation tightly integrated into Synopsys Custom Compiler, customers have a proven solution for fast and accurate design of wireless chips using TSMC's N6RF Design Reference Flow," said Niels Faché, vice president and general manager of Keysight's PathWave Software Solutions. "Integrated EM simulation is needed for verification and optimization of the parasitic effects found in today's multi-technology RF designs. Iterative EM-circuit co-simulation helps designers ensure first-pass success and this interoperability achievement is a testimony to the collaboration between TSMC, Synopsys and Keysight."
Keysight's contribution to the Reference Flow also features detailed application notes, co-authored by Keysight and Synopsys, for efficient implementation by IC designers. The TSMC N6RF Design Reference Flow is released and available, with N6RF technology packages, from TSMC.
"The creation of the Reference Flow is a natural progression that builds on our long collaboration with Keysight to integrate Synopsys Custom Compiler and RFPro," said Aveek Sakar, vice president of engineering at Synopsys. "The new reference flow offers designers a head start in RF design and simulation activities with TSMC's latest and most advanced RF CMOS technology*."
"Our collaboration with Keysight and Synopsys enables customers to implement advanced IC design and simulation flows for our industry-leading RF CMOS technology," said Suk Lee, vice president of Design Infrastructure Management Division at TSMC. "We're pleased with the results of the work that both Keysight and Synopsys performed on this RF Design Reference Flow and looking forward to our continued partnership to help RF IC design customers meet complex requirements and launch their differentiated products quickly to the market."
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.