Cadence RFIC Solutions Support TSMC N6RF Design Reference Flow
June 21, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Cadence® RFIC solutions are enabled to support TSMC’s N6RF Design Reference Flow and process design kit (PDK) to accelerate mobile, 5G and wireless innovation. Through the ongoing collaboration between Cadence and TSMC, mutual customers are already designing with the Cadence solutions for TSMC’s latest N6RF CMOS semiconductor technology.
The Cadence RFIC solutions support the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Optimized for TSMC’s N6RF process technology, the Cadence Virtuoso® Schematic Editor, Virtuoso ADE Suite and the integrated Spectre® X Simulator and RF option are included in the RF Design Reference Flow. Customers can benefit from several key features, which enable them to effectively manage corner simulations, perform statistical analyses and achieve design centering and circuit optimization. Additionally, the flows offer seamless integration between the Cadence EMX® Planar 3D Solver and the Virtuoso Layout Suite EXL implementation environment, which enables designers to streamline EM modeling tasks and leverage automation to stitch S-parameter models into the golden design schematic for RF simulations automatically.
For post-layout analysis, the S-parameter models are layered into Cadence Quantus™ Extraction Solution results for high-fidelity RF signoff circuit and EM-IR simulations. Overall, the new Cadence RFIC full flow offers an efficient methodology that lets engineers achieve design goals—performance, power efficiency and reliability—in a single, tightly integrated design environment.
“Through our ongoing collaboration with Cadence, we’re making it easier for customers to achieve their productivity goals using the jointly developed design flow and our advanced N6RF process technology, which offers significant performance and power efficiency boosts,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “With the availability of the new PDK, those creating next-generation mobile, 5G, and wireless designs can adopt our technologies quickly and accelerate the path to advanced-node innovation.”
“The comprehensive Cadence RFIC solutions cover all aspects of RF design—from RF custom passive device generation and modeling to EM-IR analysis with self-heating. With this unified flow, customers can focus on innovative design, rather than spending time managing disparate, error-prone toolsets,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “By working closely with TSMC, our customers have access to the advanced capabilities included with TSMC’s N6RF process technology and the RF design reference flow, enabling them to achieve SoC design excellence and deliver competitive designs to market much more efficiently.”
Suggested Items
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.