Cadence Achieves PCIe 5.0 Specification Compliance for PHY, Controller IP in TSMC Advanced Technologies
June 27, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that its PHY and Controller IP for the PCI Express® (PCIe®) 5.0 specification in the TSMC N7, N6 and N5 process technologies have passed certification tests from PCI-SIG® at the industry’s first event for PCIe 5.0 specification compliance held in April. The Cadence® solutions were tested to their full potential and complied with the full speed of 32GT/s for PCIe 5.0 technology. The compliance program provides designers with testing procedures to assess that the PCIe 5.0 interfaces on their system-on-chip (SoC) designs will operate as expected.
The Cadence IP for PCIe 5.0 technology consists of a PHY, companion controller and Verification IP (VIP) targeted at SoC designs for very high-bandwidth hyperscale computing, networking and storage applications. With Cadence’s PHY and Controller Subsystem for PCIe 5.0 architecture, customers can design extremely power-efficient SoCs while accelerating time to market.
“We are pleased Cadence has certified its comprehensive IP family for compliance with the PCIe 5.0 protocol on TSMC’s advanced processes,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Our continued close collaboration with Cadence is helping our mutual customers meet the stringent power and performance requirements and accelerate silicon innovation with leading-edge design solutions benefiting from TSMC’s advanced technologies.”
“With the lowest power consumption in the market as validated by our customers, Cadence’s certified PHY and Controller IP for PCIe 5.0 enables them to develop extremely power-efficient SoCs,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “With our multi-lane subsystem-on-a-chip solution, our customers can see IP compliance being achieved in form factors that match their target applications.”
“Consistent with previous testing, Cadence’s PHY and controller test chips for the PCIe 5.0 specification showed robust performance in compliance tests on our Xgig exerciser and analyzer platform,” said Tom Fawcett, senior vice president and general manager, Lab & Production Business Unit, VIAVI Solutions. “Cadence is at the leading edge of high-bandwidth hyperscale SoC IP, and their successful track record in PCI-SIG compliance events should project continued confidence in their solutions and the technology as a whole.”
“Intel is dedicated to industry-wide innovation and rigorous compatibility testing through the open PCI Express standard,” said Jim Pappas, director of Technology Initiatives, Intel Corporation. “Cadence’s latest PHY and Controller IP demonstrate their commitment to PCIe 5.0 performance and interoperability with our 12th Gen Intel Core and 4th Gen Intel Xeon Scalable platforms.”
“As a long-standing PCI-SIG member, Cadence plays a role in the advancement of PCIe technology,” said Al Yanes, President and Chairperson of PCI-SIG. “By participating in the compliance program, Cadence is helping to further the continued adoption of the PCIe architecture.”
The Cadence IP for PCIe 5.0 architecture supports the company’s Intelligent System Design™ strategy, which enables advanced-node SoC design excellence. The PCIe 5.0 Design Kits for TSMC’s N7, N6 and N5 process technologies are available for licensing and delivery now. Cadence’s comprehensive portfolio of design IP solutions in the TSMC advanced processes also includes 112G, 56G, die-to-die (D2D) and advanced memory IP solutions.
Suggested Items
Devan Iyer, Industry Leader on Chips Packaging Technology, Joins IPC
03/18/2024 | IPCDevan Iyer, Ph.D., one of the semiconductor industry’s leading technology experts, has joined IPC as its chief strategist for advanced packaging. In this newly created role, Dr. Iyer leads IPC's work with leading electronics companies and governments to identify and deliver news solutions to IPC members and the industry.
Omron to Showcase Inspection and Factory Automation Solutions at IPC APEX EXPO 2024
03/18/2024 | OmronOMRON Automation Americas, a global leader in industrial automation solutions will be exhibiting at IPC APEX 2024, taking place at the Anaheim Convention Center from April 9th to April 11th. Attendees are invited to visit Omron's booth #2647 to hear how AI powers Omron’s latest technology, in addition to learning more about our newest X-Ray inspection machine, the VT-X850. This new 3D CT X-Ray inspection system is designed specifically for electric vehicle (EV) surface mount technology (SMT) manufacturing lines.
LPKF Receives Major Customer Order in Solar
03/18/2024 | LPKFThe technology company LPKF Laser & Electronics SE has once again received a major order in the solar market, continuing its long-standing successful collabo[1]ration with a leading international manufacturer.
Northrop Grumman Honors Suppliers for Excellence
03/14/2024 | Northrop GrummanNorthrop Grumman Corporation honored more than 70 suppliers for their outstanding contributions in 2023. In an annual recognition event, the companies included women-, minority- and veteran-owned small businesses as well as those operating in underdeveloped areas.
Qualcomm Announces Shortlisted Teams for the Qualcomm Vietnam Innovation Challenge 2024
03/13/2024 | Qualcomm Technologies, Inc.Qualcomm Technologies, Inc., a subsidiary of Qualcomm Incorporated, today announced the shortlisted companies for the Qualcomm® Vietnam Innovation Challenge 2024 (QVIC) program.