Intel Labs Announces Integrated Photonics Research Advancement
June 29, 2022 | IntelEstimated reading time: 3 minutes
Intel Labs announces a significant advancement in its integrated photonics research – the next frontier in increasing communication bandwidth between compute silicon in data centers and across networks. The latest research features industry-leading advancements in multiwavelength integrated optics, including the demonstration of an eight-wavelength distributed feedback (DFB) laser array that is fully integrated on a silicon wafer and delivers excellent output power uniformity of +/- 0.25 decibel (dB) and wavelength spacing uniformity of ±6.5% that exceed industry specifications.
“This new research demonstrates that it’s possible to achieve well-matched output power with uniform and densely spaced wavelengths. Most importantly, this can be done using existing manufacturing and process controls in Intel’s fabs, thereby ensuring a clear path to volume production of the next-generation co-packaged optics and optical compute interconnect at scale,” said Haisheng Rong, senior principal engineer at Intel Labs.
This advancement will enable the production of the optical source with the required performance for future high-volume applications, such as co-packaged optics and optical compute interconnect for emerging network-intensive workloads including artificial intelligence (AI) and machine learning (ML). The laser array is built on Intel’s 300-millimeter silicon photonics manufacturing process to pave the way for high-volume manufacturing and broad deployment.
By 2025, Gartner forecasts that silicon photonics will be used in more than 20% of all high-bandwidth data center communications channels, up from less than 5% in 2020, and will represent a total available market of $2.6 billion. The growing demand for low power consumption, high bandwidth and faster data transfer is driving the need for silicon photonics to support data center applications and beyond.
Optical connections began replacing copper wires in the 1980s due to the inherent high bandwidth of light transmission in optical fibers instead of electrical impulses transmitted through metal wires. Since then, the technology has become more efficient due to reduced component size and cost, leading to breakthroughs in the past few years in using optical interconnects for network solutions, typically in switches, data centers and other high-performance computing environments.
With the rise of electrical interconnect performance limitations, integrating silicon circuitry and optics side by side on the same package holds the promise of a future input/output (I/O) interface with improved energy efficiency and longer reach. These photonic technologies were achieved in Intel’s fab using existing process technologies, which translates to favorable cost reductions of large-scale manufacturing.
Recent co-packaged optics solutions using dense wavelength division multiplexing (DWDM) technology have shown the promise of increasing bandwidth while significantly reducing the physical size of photonic chips. However, it has been very difficult to produce DWDM light sources with uniform wavelength spacing and power until now.
This new advancement ensures consistent wavelength separation of light sources while maintaining uniform output power, resulting in meeting one of the requirements for optical compute interconnect and DWDM communication. The next generation of compute I/O using optical interconnect can be tailor-made for the extreme demands of tomorrow’s high-bandwidth AI and ML workloads.
The eight-wavelength DFB array was designed and fabricated using Intel’s commercial 300 mm hybrid silicon photonics platform, which is used to manufacture production optical transceivers in volume. This innovation marks a significant advancement in the capabilities of laser manufacturing in a high-volume complementary metal-oxide-semiconductor (CMOS) fab by utilizing the same lithography technology used to manufacture 300 mm silicon wafers with tight process control.
For this research, Intel used advanced lithography to define the waveguide gratings in silicon prior to the III-V wafer bonding process. This technique resulted in better wavelength uniformity compared to conventional semiconductor lasers manufactured in 3-inch or 4-inch III-V wafer fabs. In addition, due to the tight integration of the lasers, the array also maintains its channel spacing when the ambient temperature is changed.
As a pioneer of silicon photonics technology, Intel is committed to developing solutions to meet the growing demand for a more efficient and resourceful network infrastructure. Core technology building blocks under development include light generation, amplification, detection, modulation, CMOS interface circuits and package integration technologies.
In addition, many aspects of the eight-wavelength integrated laser array technology are being implemented by Intel’s Silicon Photonics Products Division as part of a future optical compute interconnect chiplet product. The forthcoming product will offer power-efficient, high-performance multi-terabits per second interconnect between compute resources including CPUs, GPUs and memory. The integrated laser array is a critical element to achieve a compact and cost-effective solution that supports high-volume manufacturing and deployment.
Suggested Items
Designer’s Notebook: What Designers Need to Know About Manufacturing, Part 2
04/24/2024 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board (PCB) is the primary base element for providing the interconnect platform for mounting and electrically joining electronic components. When assessing PCB design complexity, first consider the component area and board area ratio. If the surface area for the component interface is restricted, it may justify adopting multilayer or multilayer sequential buildup (SBU) PCB fabrication to enable a more efficient sub-surface circuit interconnect.
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.
ENNOVI Introduces a New Flexible Circuit Production Process for Low Voltage Connectivity in EV Battery Cell Contacting Systems
04/03/2024 | PRNewswireENNOVI, a mobility electrification solutions partner, introduces a more advanced and sustainable way of producing flexible circuits for low voltage signals in electric vehicle (EV) battery cell contacting systems.
Heavy Copper PCBs: Bridging the Gap Between Design and Fabrication, Part 1
04/01/2024 | Yash Sutariya, Saturn Electronics ServicesThey call me Sparky. This is due to my talent for getting shocked by a variety of voltages and because I cannot seem to keep my hands out of power control cabinets. While I do not have the time to throw the knife switch to the off position, that doesn’t stop me from sticking screwdrivers into the fuse boxes. In all honesty, I’m lucky to be alive. Fortunately, I also have a talent for building high-voltage heavy copper circuit boards. Since this is where I spend most of my time, I can guide you through some potential design for manufacturability (DFM) hazards you may encounter with heavy copper design.
Trouble in Your Tank: Supporting IC Substrates and Advanced Packaging, Part 5
03/19/2024 | Michael Carano -- Column: Trouble in Your TankDirect metallization systems based on conductive graphite or carbon dispersion are quickly gaining acceptance worldwide. Indeed, the environmental and productivity gains one can achieve with these processes are outstanding. In today’s highly competitive and litigious environment, direct metallization reduces costs associated with compliance, waste treatment, and legal issues related to chemical exposure. What makes these processes leaders in the direct metallization space?