Intel Foundry Services Forms Alliance to Enable Design in the Cloud
July 5, 2022 | IntelEstimated reading time: 1 minute
Intel Foundry Services (IFS) launched the next phase of its Accelerator ecosystem program. The IFS Cloud Alliance will enable secure design environments in the cloud, improving foundry customer design efficiency and accelerating time-to-market by harnessing the power of massive on-demand compute. Initial members of the program include leading cloud providers Amazon Web Services and Microsoft Azure, as well as the key players in electronic design automation (EDA).
“By leveraging the scalability of cloud-based design environments, the IFS Cloud Alliance will enable broader access to Intel’s advanced process and packaging technologies. Our partnerships with leading cloud providers and EDA tool suppliers will provide a flexible and secure platform where customers can scale compute requirements instantly on production-proven design environments in the cloud,” says Randhir Thakur, president of Intel Foundry Services.
Chip design is an incredibly complex process, requiring powerful software and hardware tools to create the intricate patterns that make up the layout of an integrated circuit. The software has traditionally been run on servers in on-premise data centers, where companies could ensure control over the security and confidentiality of their valuable product designs. While well-established fabless chip designers may have the resources to invest in these capabilities, they can present a significant barrier to entry for many startups and other firms that do not have large-scale in-house design teams.
Enabling solutions in the cloud provides greater access to advanced manufacturing technologies, offering a new path for customers to bring their innovations to life. Cloud-based design combines EDA tool scalability with the unmatched parallelism offered by the cloud, supporting critical design workloads that can benefit a wide variety of customers, from startups to companies with established on-premise compute farms. New advances in EDA tools and cloud technologies can deliver security and IP confidentiality, while simultaneously shortening design cycles and accelerating time-to-market for designers.
Through the Cloud Alliance, IFS will collaborate with partners to ensure that EDA tools are optimized to take advantage of the scalability of the cloud while meeting the requirements of Intel’s process design kits (PDKs). This will provide customers a secure and scalable path to adopt their preferred EDA tools and flows in the cloud environment, through partnerships with leading EDA providers Ansys, Cadence, Siemens EDA and Synopsys. The result will be on-demand hardware on a foundry platform, allowing designers to tackle larger workloads with better resource management, time-to-market and result quality.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.