Keysight Solutions Enable SoC Makers to Validate Next Gen High-speed Digital Interface Technology
September 20, 2022 | Keysight Technologies, Inc.Estimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that delivers advanced design and validation solutions to help accelerate innovation to connect and secure the world, announced that the company's new 224G Ethernet test solutions enables system-on-a-chip (SoC) makers to validate next generation electrical interface technology, accelerating 1.6 terabit per second (1.6T) transceiver design and pathfinding.
5G, artificial intelligence (AI) and internet of things (IoT) applications are driving growth in data traffic, creating unprecedented bandwidth demands in networks and data centers. High-speed digital interfaces that support 224 Gbps per lane data connection speeds offer increased bandwidths and underpin 1.6 terabit per second (1.6T) high-speed interconnect technology. Improved data throughput and efficiency in data center networks also reduce power consumption and cost. Keysight is the only provider of bit error ratio tester (BERT) solutions capable of generating and analyzing 224 gigabit per second (224 Gbps) signals.
"Keysight is pleased to collaborate with Synopsys, and other semiconductor makers, capture early market opportunities associated with the transition from 800 gigabit per second (800G) to 1.6T," said Dr. Joachim Peerlings, vice president of Network and Data Center Solutions at Keysight Technologies. "Keysight's unique portfolio of high-speed digital interface test solutions enable SoC makers to validate the performance of 224G designs accelerating 1.6T design and pathfinding."
The M8050A BERT offers users a unique 224 Gbps test solution for electrical design and validation of transceiver SoCs used in data centers and networks for transferring large amounts of data at high speeds. Keysight's M8050A BERT provides signal integrity that enables accurate characterization of receivers used in next-generation data center networks and server interfaces. Synopsys used Keysight's M8050A BERT, M8199 Arbitrary Waveform Generator (AWG) and Infiniium UXR-Series Oscilloscope to develop and validate 224G serializer/deserializer (SerDes) IP designs.
"High-performance computing systems depend on high-speed, low-latency interfaces to process massive amounts of data with minimal power," said John Koeter, senior vice president of marketing and strategy for the Solutions Group at Synopsys. "As a leading provider of high-speed Ethernet IP solutions, Synopsys utilizes Keysight's comprehensive digital interface test solutions to validate the performance of the PHY IP, enabling designers to meet their design and system-level requirements for high-performance computing, networking and AI SoCs."
At the European Conference on Optical Communication (ECOC) 2022 in Basel, Switzerland, Keysight and Synopsys will demonstrate the industry's first common electrical interface (CEI) SoC supporting 224Gbps. Exhibition visitors can view the demonstration at the booth hosted by the Optical Internetworking Forum (OIF), an industry organization that promotes the development and deployment of interoperable networking solutions and services for optical networking products, network processing elements and component technologies.
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.