Siemens Collaborates with UMC to Develop 3D Integrated Circuit Hybrid Bonding Workflow


Reading time ( words)

Siemens Digital Industries Software announced it has collaborated with leading semiconductor foundry United Microelectronics (UMC) to develop and implement a new multi-chip 3D integrated circuit (IC) planning, assembly validation and parasitic extraction (PEX) workflow for UMC’s wafer-on-wafer and chip-on-wafer technologies. UMC plans to soon offer this new flow to its global roster of customers.

By stacking silicon die or chiplets on top of each other in a single packaged device, companies can achieve the functionality of multiple devices on the same or smaller chip area. This not only saves space but also enables companies to achieve greater system performance and functionality at lower power than traditional configurations of laying out multiple chips on a PCB.

“We are pleased to be able to offer our customers a robust and proven foundry design kit and associate workflow that they can use to validate their stacked device designs, and help correct die alignment and connectivity, while extracting assembly parasitics for use in signal integrity simulations,” said Osbert Cheng, vice president of device technology development and design support at UMC. “Our mutual customers are increasingly interested in 3D IC solutions for applications including high-performance computing, RF, and AIoT, and this collaboration with Siemens can help to accelerate time-to-market of their integrated product designs.”

UMC developed its new hybrid-bonding 3D layout vs. schematic (LVS) verification and parasitic extraction workflow using Siemens’ XPEDITION™ Substrate Integrator software for design planning and assembly, together with Siemens’ Calibre® 3DSTACK software for inter-die connectivity checking, Calibre nmDRC software, Calibre nmLVS software, and Calibre xACT™ software for IC and inter-die extended physical and circuit verification tasks.

“Siemens is pleased to continue our collaboration with UMC, which has once again resulted in delivering significant benefits to our mutual customers,” said AJ Incorvaia, senior vice president of Electronic Board Systems at Siemens Digital Industries Software. “As these customers continue to develop higher complexity designs, UMC and Siemens stand ready to deliver the advanced workflows that customers need to help bring these increasingly sophisticated designs to life.”

Share




Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2022 I-Connect007. All rights reserved.