Samsung Foundry Adopts Spectre X Simulator for 5nm Design


Reading time ( words)

Cadence Design Systems, Inc. has announced that Samsung Foundry has adopted the Cadence® Spectre® X Simulator for its latest 5nm PCI Express® (PCIe®) PHY IP for automotive, mobile, consumer and healthcare applications. Using the Spectre X Simulator’s multi-core scalability, customers can achieve up to 10X simulation performance gains for large, post-layout designs while maintaining golden accuracy. 

Designing at advanced nodes requires parasitic inclusion and simulation to maintain design quality. Samsung Foundry selected the Spectre X Simulator as its plan of record for the foundry design team because it offers the higher capacity analog simulation needed for advanced-node designs, while also increasing performance and maintaining accuracy. Using the simulator’s verification mode setting, Samsung can solve long-standing simulation capacity problems. Additionally, the simulator enabled easy adoption that got the foundry design team up and running promptly.

“The Spectre X Simulator provided us with the capacity and accuracy we needed to deliver our high-quality 5nm PCIe PHY IP with speed and confidence,” said Sangyun Kim, Vice President of Foundry Design Technology Team at Samsung Electronics. “With the 10X performance gain we achieved, we can now analyze the post-layout impact on advanced-node designs and fix issues earlier in the design cycle.”

The massively parallel Spectre X Simulator maintains the golden accuracy customers have come to expect from over 25 years of Spectre industry leadership in analog, mixed-signal and RF applications. The simulator supports the Cadence Intelligent System DesignTM strategy, enabling design excellence.

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2021 I-Connect007. All rights reserved.