Cadence Receives TSMC OIP Ecosystem Forum Customers’ Choice Award for N3 Collaboration
March 9, 2021 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. has announced that it has received a TSMC Open Innovation Platform® (OIP) Ecosystem Forum Customers’ Choice award for a paper, “Optimized Digital Design, Implementation and Signoff on TSMC’s N3,” which was presented during the TSMC 2020 North America OIP Ecosystem Forum. Cadence’s Yufeng Luo, vice president, R&D in the Digital & Signoff Group, presented the paper, highlighting how engineers creating hyperscale and mobile designs can successfully benefit from the performance and efficiency of the TSMC N3 process technology and the Cadence® digital full flow.
The paper won the award based on the popular vote by conference attendees. Attendees had an opportunity to learn about new design techniques available with the N3-certified Cadence digital flow, which includes several feature enhancements—EUV layer support, route and via rules, cell placement, routing congestion avoidance, on-chip variation (OCV) accuracy and new signoff design rule checking (DRC) tools—to name a few.
“The Cadence digital full flow has been continuously optimized to support advanced N7, N6 and N5 production designs and now also supports TSMC’s latest N3 process technology,” said Cadence’s Luo. “This recognition further indicates our commitment to collaborating with TSMC to facilitate advanced-node design, and we look forward to seeing our mutual customers achieve success with our digital full flow and TSMC’s N3 process technology.”
“The Cadence paper presented at TSMC 2020 NA OIP Ecosystem Forum was an insightful overview as to how designers can achieve optimal power and performance using the latest Cadence and TSMC technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Enabling our customers to reach new milestones with mobile and hyperscale design development is the greatest reward that comes from our continued collaboration with Cadence.”
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.