TSMC Certifies Aprisa Place-and-Route Solution from Siemens on TSMC‘s N6 Process


Reading time ( words)

Siemens announced that its close collaboration with longtime foundry partner TSMC has resulted in the certification of its Aprisa place-and-route solution for TSMC’s advanced N6 process, a powerful enhancement of the broadly-adopted 7-nanometer (nm) family of technologies.

Siemens’ Aprisa product line is a leader in next-generation place-and-route technology for the design of highly advanced integrated-circuits (ICs). Engineered to help enable exceptional quality of results, the Aprisa tools offer complete gate-level-to-GDSII hierarchical and block level physical implementation solutions. Siemens acquired the Aprisa tools from Avatar Integrated Systems in August 2020 to extend its portfolio of world-class IC EDA software.

To achieve this latest certification, the Aprisa tools passed a suite of rigorous criteria to confirm that the Siemens place-and-route software is ready for mutual customers to start their IC designs on the TSMC N6 process.

“The innovative detailed-route-centric technology that powers our Aprisa tools is ideal for IC designs at advanced process nodes,” said Inki Hong, senior director of the Aprisa product line for Siemens Digital Industries Software. “The newest Aprisa certification that we achieved with TSMC further enables mutual customers to leverage Aprisa’s technology for design success at TSMC’s industry-leading N6 process.”

Under the Avatar banner, and now as a part of Siemens EDA, the Aprisa team has a long and successful history of collaboration with TSMC. In addition to previous collaboration for multiple technology nodes starting from 40nm down to 7nm, Aprisa is now qualified to run on TSMC’s highly advanced N6 technology.

“Our close collaboration with Siemens helps to ensure that our mutual customers have access to high-quality, certified physical design solutions,” said Suk Lee, vice president of Design Infrastructure Management Division at TSMC. “We look forward to our continued efforts to help our mutual customers achieve silicon success with design solutions on TSMC’s advanced processes.”

TSMC’s certified N6 functionality is available in Aprisa 20.1.rel.2 and later versions. Aprisa 20.1.rel.2 is available now from Siemens Digital Industries Software.

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2021 I-Connect007. All rights reserved.