Cadence Collaborates with Arm to Accelerate Hyperscale Computing, 5G Communications SoC Development
April 27, 2021 | Business WireEstimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that it is expanding its collaboration with Arm to speed hyperscale computing and 5G communications SoC development using Cadence® tools and the new Arm® Neoverse™ V1 and Neoverse N2 platforms. To build upon previous silicon successes where leading customers used the first-generation Arm Neoverse N1 platform and Cadence digital and verification tools on 7nm process technologies, Cadence optimized its digital and verification full flows to drive adoption of these latest platforms. Cadence also delivered comprehensive 5nm and 7nm RTL-to-GDS digital flow Rapid Adoption Kits (RAKs) to help customers optimize power, performance and area (PPA) goals and improve productivity.
Digital Full Flow and RAKs
The integrated digital full flow from Cadence has been proven on a 5nm, 4GHz Neoverse V1 implementation, delivering cutting-edge performance—a key capability of the Neoverse platforms. Customers working on advanced-node designs, including 3D-IC chiplets, can use the new Cadence 5nm and 7nm RAKs to implement data center server-class CPUs more efficiently and speed time to tapeout. The complete Cadence RTL-to-GDS RAKs include the Genus™ Synthesis Solution, Modus DFT Software Solution, Innovus™ Implementation System, Quantus™ Extraction Solution, Tempus™ Timing Signoff Solution and ECO Option, Voltus™ IC Power Integrity Solution, Conformal® Equivalence Checking and Conformal Low Power.
The digital full flow provides some key features to speed the delivery of 5nm and 7nm server-class designs, including:
- Cadence iSpatial technology, which provides an integrated, predictable implementation flow for faster design closure
- Integrated Tempus timing and Voltus IR analysis for true power integrity-driven timing signoff and optimization, which enables designers to deliver more reliable devices
- The Tempus ECO Option offers signoff-accurate final design closure using path-based optimization to achieve optimal PPA
Verification Full Flow and Engines
In addition to benefiting from Cadence’s proven 5nm, 4GHz digital full flow, companies building Arm Neoverse-based SoCs can achieve the highest SoC-level verification throughput by leveraging Cadence’s verification full flow. In particular, the Cadence System VIP solution has been enhanced with checkers, verification plans and traffic generators to verify Arm Neoverse-based SoC coherency, performance and Arm SystemReady compliance. All Cadence verification engines, comprising Xcelium™ Logic Simulation, Palladium® Z1 Emulation, Protium™ X1 Prototyping and JasperGold® Formal Verification, are leveraged by these System VIP extensions to deliver a comprehensive SoC-level verification flow for Arm Neoverse-based SoCs.
“The modern infrastructure requires greater performance and power efficiency to manage next-generation high-performance computing and cloud-to-edge workloads,” said Chris Bergey, senior vice president and general manager, Infrastructure Line of Business, Arm. “By working with Cadence to optimize its digital and verification full flows for Arm Neoverse-based solutions, our customers can develop industry-leading products with optimal PPA.”
“Arm and Cadence have a long history of collaborating on Arm IP development, with the Neoverse V1 and Neoverse N2 platforms being the most recent example,” said Dr. Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. “By evaluating past customer successes with the Neoverse N1 platform, we’ve successfully optimized the Cadence digital and verification full flows to create high-frequency, low-power, high-quality server-class designs using Arm’s newest infrastructure platforms. With the new 5nm and 7nm RAKs and System VIP tools, our data center and 5G infrastructure customers can rapidly deliver innovative silicon solutions on schedule.”
The Cadence digital full flow provides customers with a fast path to design closure and better predictability. The Cadence verification full flow is comprised of best-in-class engines, verification fabric technologies and solutions, which improve verification throughput. The Cadence flows support the broader Cadence Intelligent System Design™ strategy, enabling customers to achieve design excellence.
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.