AIStorm’s AI-in-Imager Solutions Use Tower Semiconductor’s Hi-K VIA Capacitor Memory
May 6, 2021 | Business WireEstimated reading time: 2 minutes
AIStorm and Tower Semiconductor announced that AIStorm’s new AI-in-imager products will feature AIStorm’s electron multiplication architecture and Tower’s Hi-K VIA capacitor memory, instead of digital calculations, to perform AI computation at the pixel level. This saves on the silicon real estate, multiple die packaging costs, and power required by competing digital systems—and eliminates the need for input digitization. The Hi-K VIA capacitors reside in the metal layers, allowing the AI to be built directly into the pixel matrix without any compromise on pixel density or size.
Always-on imagers draw negligible power in idle mode until they detect specific situations, such as wake-up on, fingerprint, face, action, behavior, gesture, person, or a driving event. In addition, they perform machine learning within the device after wake-up, eliminating the need for additional components or co-packaged processors.
The AI edge market for deep-chip learning is expected to grow from $6.72 billion in 2022 to $66.3 billion by 2025. Next-generation handsets, IoT devices, cameras, laptops, VR, gaming devices, and wearables will directly benefit from AIStorm’s AI-in-sensor technology, which delivers superior cost and performance benefits, when compared to other AI edge solutions on the market.
“This new imager technology opens up a whole new avenue of always-on functionality. Instead of periodically taking a picture and interfacing with an external AI processor through complex digitization, transport and memory schemes, AIStorm’s pixel matrix is itself the processor & memory. No other technology can do that,” said Dr. Avi Strum, SVP of the sensors and displays business unit at Tower Semiconductor.
In existing solutions, AI processors usually reside outside the pixel matrix, which is why always-on imaging solutions need to continuously detect pixel changes and forward digital information to memory and an AI subsystem located outside the imager. The result is numerous false alerts and high power consumption. Additionally, whether GPU-based or PIM-based, significant silicon area is associated with memory storage, hence their high cost.
AIStorm’s solution is different. Electrons are multiplied directly instead of being converted to a digital number through the use of memory that is suspended above the silicon in the metals, a feature enabled by using Tower Semiconductor’s low-leakage VIA capacitor technology. This capability for local AI pixel coupling adds a new dimension to edge imaging, enabling an immediate, intelligent (AI) response to pixel changes for the first time.
To complement its hardware, AIStorm has built mobile models within the MantisNet & Cheetah product families that use the direct pixel coupling of the AI matrix to offer sub-100uW always-on operation with best-in-class latencies, and post wake-up processing of up to 200 TOPs/W.
Suggested Items
ASMC 2024 to Showcase AI, Smart Manufacturing and Sustainability to Advance Chip Industry Manufacturing Expertise
03/27/2024 | SEMIMore than 125 experts will offer insights into the latest semiconductor manufacturing strategies and methodologies as hundreds of industry stakeholders gather at the 35th annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2024), May 13-16 in Albany, New York.
SEMI 3D & Systems Summit To Spotlight Trends In Hybrid Bonding, Chiplet Design And Environmental Sustainability
03/26/2024 | SEMILeading experts in 3D integration and systems for semiconductor manufacturing applications will gather at the annual SEMI 3D & Systems Summit, 12-14 June, 2024,
SEMI Applauds U.S. Chips Act Incentives for Intel Manufacturing Facilities to Bolster Semiconductor Supply
03/21/2024 | SEMISEMI, the industry association serving the global electronics design and manufacturing supply chain, applauded the United States Department of Commerce’s announcement of a Preliminary Memorandum of Terms for an award under the CHIPS and Science Act to support four new Intel Corporation semiconductor manufacturing sites in the states of Arizona, New Mexico, Ohio and Oregon.
imec Inks MoU with the intention to Establish New 300mm R&D Process Line in Spain for Specialized Chip Technologies
03/20/2024 | ImecThe Spanish government, together with the regional government of Andalusia and imec, a world-leading research and innovation hub in nanoelectronics and digital technology, announced today that they have signed a Memorandum of Understanding (MoU) outlining their intent to establish a specialized chip technology pilot line in Malaga (Andalusia).
Intel, Biden Admin Announce up to $8.5 Billion in Direct Funding Under the CHIPS Act
03/20/2024 | IntelThe Biden-Harris Administration announced today that Intel and the U.S. Department of Commerce have signed a non-binding preliminary memorandum of terms (PMT) for up to $8.5 billion in direct funding to Intel for commercial semiconductor projects under the CHIPS and Science Act.