Samsung Foundry Adopts Cadence Liberate Trio Characterization Suite for 3nm Production Library
November 17, 2021 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced Samsung Foundry successfully used the Liberate™ Trio Characterization Suite to deliver 3nm production libraries that meet the requirements for a range of application areas. The unified Cadence® library characterization system provided a powerful combination of characterization and library validation, enabling Samsung to reduce turnaround time and improve productivity versus previous nodes.
Ideal for the Samsung 3nm advanced-node technologies characterization, the Liberate Trio suite empowered the Samsung Foundry team to become much more efficient and speed time to market.
The Samsung team benefitted from the following key capabilities:
- Advanced unified production-proven characterization flow: Combined nominal, statistical characterization and validation runs eliminated the need for Samsung to manage multiple runs, improving performance and overall efficiency.
- Unified methodology for LVF generation: The next-level statistical characterization across multiple voltage profiles covered all corners adaptively and automatically and delivered an LVF format that captured process variations for the most advanced nodes, providing Samsung with significant runtime savings.
- Latest generation multi-PVT flow: Samsung leveraged the latest integrated version of the Liberate characterization flow, where Liberate intelligently shared the circuit analysis results and generated collateral for SPICE simulation among multiple PVT corners , which further reduced overhead and runtime.
- Machine learning (ML) capabilities: The ML algorithms enabled Samsung to reduce runtime on its most challenging cells while meeting accuracy criteria.
- Scalable, reliable cloud-ready suite: Optimized for the cloud with robust job management, recovery and incremental run capabilities, the Liberate Trio suite allowed Samsung to scale their project to a large CPU farm, reducing the time needed to characterize large libraries.
“We selected the Liberate Trio Characterization suite for 3nm designs and above because it allowed us to meet our next-generation requirements, aggressive time-to-market windows and design enablement quality goals,” Sangyun Kim, vice president of the Design Technology Team at Samsung Electronics. “The suite provided our team with highly accurate characterization while significantly reducing our delivery timeline, hardware requirements and cost.”
“Cadence and Samsung Foundry have worked together on design enablement for many process generations, and it was a natural extension for the Samsung Foundry team to adopt the Liberate Trio Characterization suite to address all aspects of standard cell library characterization and validation,” said Michael Jackson, corporate vice president, R&D in the Digital & Signoff Group at Cadence. “Our latest design enablement collaboration enabled Samsung Foundry to benefit from the tightly integrated Cadence design flows and meet both time-to-market and quality goals for their most challenging libraries.”
Suggested Items
On the Line With… Talks With Cadence Experts on Changing How PCBs Are Designed and the Role of AI
03/21/2024 | I-Connect007In this second episode, Cadence Distinguished Engineer Taylor Hogan and Product Management Director Patrick Davis discuss the role artificial intelligence and machine learning play in intelligent system design.
Revolutionary Cadence Reality Digital Twin Platform to Transform Data Center Design for the AI Era
03/19/2024 | Cadence Design SystemsCadence Design Systems, Inc. introduced the industry’s first comprehensive AI-driven digital twin solution to facilitate sustainable data center design and modernization, marking a significant leap forward in optimizing data center energy efficiency and operational capacity.
Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
03/14/2024 | Cadence Design SystemsCadence Design Systems, Inc. announced a collaboration with Arm to deliver a chiplet-based reference design and software development platform to accelerate software-defined vehicle (SDV) innovation.
Cadence to Acquire BETA CAE, Expanding into Structural Analysis
03/06/2024 | Cadence Design SystemsCadence Design Systems, Inc. announced it has entered into a definitive agreement to acquire BETA CAE Systems International AG, a leading system analysis platform provider of multi-domain, engineering simulation solutions.
Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
03/04/2024 | Cadence Design Systems, Inc.Cadence Design Systems, Inc. expanded its Tensilica IP portfolio to address the increasing computational requirements associated with automotive sensor fusion applications.