Siemens Collaborates with GlobalFoundries to Provide Trusted Silicon Photonics Verification
May 19, 2022 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announced that its Calibre nmPlatform now enables designers to leverage the newest GlobalFoundries (GF) silicon photonics platform. GF’s next generation, monolithic platform, GF Fotonix is the first in the industry to combine its differentiated 300mm photonics and RF-CMOS features on a silicon wafer, delivering best-in-class performance at scale.
The GF Fotonix process design kits (PDKs) include Siemens’ Calibre nmDRC software for design rule checking (DRC) and Calibre® nmLVS software for layout vs. schematic (LVS) verification. Both Calibre tools are fully certified by GF, so mutual customers designing for the new GF Fotonix platform can continue to use the trusted Calibre nmPlatform for silicon photonic devices as they have used for previous offerings.
“Siemens EDA is pleased to extend our mutual solution with GF into the emerging silicon photonics market,” said Michael Buehler-Garcia, vice president of Calibre Design Solutions product management. “While silicon photonic designs and their subsequent inclusion into multi-die offerings introduce new verification complexities, these complexities are addressed in the Calibre silicon photonics design kits, which require no change to how designers traditionally use Calibre.”
GF Fotonix consolidates complex processes that were previously distributed across multiple chips onto a single chip by combining a photonic system, radio frequency (RF) components and high-performance complementary metal–oxide–semiconductor (CMOS) logic on just one silicon chip.
“Our collaboration with Siemens EDA is another example of how GF is partnering with industry leaders to deliver innovative, time-to-market solutions for our customers,” said Mike Cadigan, senior vice president for Customer Design Enablement, GF. “The combination of Siemens’ Calibre tools, for both design verification and post tape-out operation, with the GF Fotonix solution, can help designers efficiently create the powerful, flexible, and power-efficient solutions required in today’s next-generation datacenter, computing, and sensing applications.”
Silicon photonics enables companies to bring fiber optics directly into integrated circuits. However, silicon photonic devices contain curved layouts, rather than the linear Manhattan grid features found in traditional CMOS designs. Applying traditional CMOS DRC to silicon photonic layouts yields numerous false positive errors that design teams must often spend weeks tracking down. To address this challenge, GF leverages Siemens’ Calibre eqDRC™ software, which allows rule checks to use equations in place of, or in addition to, linear measurements. This helps enable more accurate results, leading to significantly fewer errors, so design teams can spend far less time and fewer resources debugging their designs.
Similarly, the curvilinear nature of photonic structures, together with the general lack of source netlists for optics, poses a challenge when performing LVS checking. Traditional IC LVS technology extracts physical measurements from well-understood electronic structures and compares them to the intended corresponding elements in the source netlist. However, with curved structures it is difficult, if not impossible, to discern where one structure begins and another ends. With the new GF Fotonix PDK with Calibre LVS, this obstacle is resolved with the use of text and marker layers to discern regions of interest.
Silicon photonic devices are often implemented in an individual die on a specific process node, then stacked and packaged with the rest of design components in multiple dies using advanced heterogeneous packaging technologies. By using the complete core Calibre offering, total verification cycle times can be greatly reduced.
Suggested Items
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.