Ansys Multiphysics Solutions Achieve Certification for TSMC's N3E and N4P Process Technologies
June 24, 2022 | PRNewswireEstimated reading time: 1 minute
Ansys and TSMC extended their long-standing collaboration to achieve certification of Ansys' power integrity software for TSMC's industry-leading N4P and N3E process technologies. The certification for Ansys RedHawk-SC and Totem enables next generation silicon designs for machine learning, 5G mobile, and high-performance computing (HPC) applications. This latest collaboration builds on the recent certification of the Ansys platform for TSMC's N4 and N3 processes.
"Our latest collaboration with Ansys provides our mutual customers with design solutions benefiting from the significant power and performance improvements of our latest advanced technologies," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "We work closely with our ecosystem partners to ensure our customers have timely and reliable power integrity design and analysis solutions available to accelerate innovation for their differentiated products."
Ansys RedHawk-SC and Ansys Totem are consistently among the most popular choices for power integrity verification in many of the world's leading chip design projects. The industry-leading solutions enable designers to sign off voltage-drop, power noise, and electromigration reliability down to 3nm with predictive accuracy. The powerful analytics quickly help identify weaknesses and allow what-if explorations to help optimize power and performance.
"Ansys has developed an integrated software platform of multiphysics simulation and analysis tools that quickly solve the power management challenges inherent in today's ultra-large and complex chip designs," said John Lee, vice president and general manager of the semiconductor, electronics, and optics business unit at Ansys. "Our partnership with TSMC keeps Ansys products at the forefront of silicon technology and helps designers realize the greatest possible benefit from the latest process innovations."
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.