UMC, Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
August 24, 2022 | Business WireEstimated reading time: 2 minutes
United Microelectronics Corporation (UMC), a leading global semiconductor foundry, and Cadence Design Systems, Inc. announced that the Cadence® analog/mixed-signal (AMS) IC design flow has been certified for UMC’s 22ULP/ULL process technologies. This flow optimizes process efficiency and shortens design cycle time, accelerating the development of 5G, IoT and display application designs to meet increasing market demand.
UMC’s 22nm process features ultra-low power consumption and ultra-low leakage to meet various application requirements including extended battery life, a small form factor, and strong computing capabilities. The UMC-certified Cadence AMS flow provides a Unified Reliability Interface (URI), which enables customers to better monitor the circuit’s reliability and service life when designing on UMC’s 22ULP/ULL processes while achieving an ideal balance between cost and performance. The Cadence AMS flow also includes an actual demonstration circuit, which users can apply during design to enhance efficiency and precision.
The Cadence AMS flow consists of integrated solutions and methodologies enabled by the UMC 22nm process design kit (PDK) to speed a design to completion:
- The Virtuoso® design platform, including schematic editing, the analog design environment (ADE), and layout XL tool enablement.
- Spectre® AMS Designer, which combines the power of the Spectre X Simulator and the Xcelium™Logic Simulation engine to provide consistent and accurate results of designs consisting of transistor, behavioral, timing and parasitic block representations.
- Voltus™-Fi Custom Power Integrity Solution provides electromigration and IR drop (EM-IR) analysis, which lets users quickly input the required EM rules.
“UMC is committed to providing leading foundry solutions and advanced specialty technologies that meet the requirements of applications in fast-growing markets such as 5G, IoT, and display,” said Osbert Cheng, vice president of device technology development & design support at UMC. “When compared with 28nm capabilities, UMC's 22ULP/ULL process technologies can reduce chip die area by 10%, provide better power efficiency, and enhance radio frequency performance. Through this collaboration with Cadence, we are providing customers with an industry-leading design solution, enabling greater efficiency and speeding time to market.”
"With the increasing design complexity of 5G, IoT and smart wearables, enhancements in analog and mixed-signal technology are critical for the success of advanced IC designs,” said Ashutosh Mauskar, vice president, product management in the Custom IC & PCB Group at Cadence. “The Cadence AMS flow that has been optimized for use on UMC’s 22ULP/ULL process technologies, provides customers with comprehensive solutions across design, verification and implementation. By collaborating with UMC, we’re enabling mutual customers to rapidly achieve innovative mixed-signal designs on 22ULP/ULL.”
Download The System Designer’s Guide to… System Analysisby Brad Griffin along with its companion book The Cadence System Design Solutions Guide.You can also view other titles in our full I-007eBooks library.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.