Cadence Delivers 13 New VIP and Expands System VIP Portfolio
February 17, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the availability of 13 new Verification IP (VIP) solutions that enable engineers to quickly and effectively verify their designs to meet the specifications for the latest standards protocols. The new Cadence® VIP offerings empower customers to confidently develop their next-generation automotive, hyperscale data center and mobile SoCs and microcontrollers while keeping pace with the latest industry standards, including Arm® AMBA® 5 CHI-f, Universal Chiplet Interconnect Express™ (UCIe™), GDDR7, DDR5 DIMM, MIPI® A-PHY® and SoundWire® I3S, and USB4 2.0 interfaces.
The new Cadence VIP offer customers a comprehensive verification solution for the most complex protocols. Cadence customers have access to a consistent application programming interface (API) across all VIP with complete bus function models (BFMs), integrated protocol checks and coverage models, facilitating rapid adoption. The VIP support multiple application areas and specifications, including:
Hyperscale data center:
- UCIe
- AMBA 5 CHI-f
- DTI
- Latest version of DDR5 DIMM
Automotive:
- MIPI A-PHY 1.1
- CAN XL
- Flash ONFI 5.1
Consumer and mobile:
- USB4 2.0
- GDDR7
- MIPI SoundWire I3S (SWI3S)
- Latest version of LPDDR
- DFI
- HDMI 2.1
All Cadence VIP solutions include Cadence TripleCheck™ technology, which provides users with a specification-compliant verification plan linked to comprehensive coverage models and a test suite to ensure compliance with the interface specification. The new VIP also support the expanded Cadence System-Level Verification IP (System VIP), which provides SoC-level test libraries, performance analysis, and data and cache coherency checkers. Using the expanded System VIP portfolio, customers can experience up to 10X efficiency improvements compared to a manual process for SoC verification.
“The Cadence memory VIP is a critical part of our verification process and instrumental in the successful deployment of our memory PHY IP,” said Ricky Lau, co-founder and CTO of The Six Semiconductor Inc. “Cadence continues to deliver new VIP offerings and advanced SoC verification technologies that support the latest standards. The Cadence VIP offerings have significantly reduced our development time and increased the confidence of our customers.”
“As requirements evolve and demand increases for higher bandwidth, lower power and more effective cache coherency management, new protocols arrive to address these issues,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “With these 13 new VIP, Cadence is offering customers solutions to ensure the designs comply with the standard specifications as well as application-specific timing, power and performance metrics, providing the fastest path to IP and SoC verification closure.”
The new VIP solutions are part of the broader Cadence verification full flow, which includes Palladium® Z2 emulation, Protium™ X2 prototyping, Xcelium™ simulation, the Jasper™ Formal Verification Platform, the Helium™ Virtual and Hybrid Studio, and the Verisium™ AI-Driven Verification Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day.
Suggested Items
Lockheed Martin Australia, The Department Of Defence Sign Strategic Partnership Head Contract
04/26/2024 | Lockheed MartinLockheed Martin Australia signed a landmark AUD$500 million contract with the Department of Defence to build Australia’s future Joint Air Battle Management System under project - AIR6500 Phase 1 (AIR6500-1).
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Taiyo Circuit Automation Installs New DP3500 into Fuba Printed Circuits, Tunisia
04/25/2024 | Taiyo Circuit AutomationTaiyo Circuit Automation is proud to be partnered with Fuba Printed Circuits, Tunisia part of the OneTech Group of companies, a leading printed circuit board manufacturer based out of Bizerte, Tunisia, on their first installation of Taiyo Circuit Automation DP3500 coater.
Vicor Power Orders Hentec Industries/RPS Automation Pulsar Solderability Testing System
04/24/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, is pleased to announce that Vicor Power has finalized the purchase of a Pulsar solderability testing system.