Three Things to Improve High-Speed PCB Signoff, Part 2
September 27, 2023 | Brad Griffin, Cadence Design SystemsEstimated reading time: 1 minute
Another challenge for SerDes is losses within the channel design. At high speeds, dielectric material can be very lossy, making the appropriate selection of the right material, length, etc., critical for the channel. Many questions about stackup, trace widths, and height from the ground plane need to be defined up front. Simulating a signal with a topology explorer tool extracted from the design can be used to set up and run sweep parameters and push min/max length/spacing values into the Allegro schematic constraint manager (system capture). The preliminary constraints and schematics flow is illustrated in Figure 1. As the design progresses with final decisions on stackup and material selections, these constraints can be adjusted.
With the schematics phase finished and the layout phase in progress, the next challenge is compliance with specifications. Specs are dependent on the technology—PCI Express (PCIe), USB, etc.—and, because each one has its own requirements, this can be a complicated process. During this analysis, it is important to make sure the correct transmitter and receiver IBIS-AMI models are being used.
For the channel, Cadence tools can be used to accurately model the channels and address specifications. This is done by using the board file created by the layout designer, selecting several or all the lanes (depending on how much time is available), and running either a 2.5D or full 3D analysis on the entire channel.
Using the results of the channel extraction, a compliance analysis can be run based on the desired protocol. Most likely this will not be a one-time event, as often some obscure requirement not identified in the preliminary phase will surface, requiring additional iterations.
To read the rest of this article, which appeared in the September 2023 issue of Design007 Magazine, click here.
Suggested Items
Argonne, Toyota Collaborate on Cutting-Edge Battery Recycling Process
05/01/2024 | BUSINESS WIREThe U.S. Department of Energy’s (DOE) Argonne National Laboratory has recently launched a collaboration with Toyota Motor North America that could reduce the nation’s reliance on foreign sources of battery materials.
Danfoss Awarded Scanfil
05/01/2024 | ScanfilScanfil received an award from Danfoss in regards of delivery performance, quality, and customer service. We are honored to receive this award.
Europlacer Presents New Range of iineo SMT Placement Machines.
05/01/2024 | EuroplacerFor more than 15 years, the Europlacer iineo placement machines have made their mark on the SMT industry with unique features and unrivalled flexibility. Today, Europlacer announces the launch of the second generation iineo.
The Knowledge Base: A CM’s Perspective on Box Build Practices
04/30/2024 | Mike Konrad -- Column: The Knowledge BaseIn the ever-evolving landscape of electronics manufacturing, the box-build process stands out as a critical phase that bridges the gap between individual component manufacturing and the delivery of a fully functional electronic system. This intricate procedure, encompassing the assembly of everything from PCBs to wire harnesses and mechanical enclosures, demands a high level of precision, efficiency, and innovation. As the electronics assembly industry expands and diversifies, understanding the best practices within box-build assembly has become paramount for manufacturers aiming to stay ahead in a competitive market.
The New Industry: Will the Growth Continue?
04/30/2024 | I-Connect007 Editorial TeamHow sustainable are the primary financial models in the United States regarding PCB fabrication shops? In this interview with economic experts Shawn DuBravac and Tom Kastner, we explore what’s happening with U.S. printed circuit board shops in today’s market, how consolidation affects the industry, and what can be done.