Surrey Working Toward High-performing Wearable, Eco-disposable AI Electronics
October 30, 2020 | University of SurreyEstimated reading time: 1 minute
The University of Surrey has unveiled a device with unique functionality that could signal the dawn of a new design philosophy for electronics, including next-generation wearables and eco-disposable sensors.
In a study published in Advanced Intelligent Systems, researchers from the University of Surrey detail how their device, called the Multimodal Transistor (MMT), overcomes long-standing challenges and can perform the same operations as more complex circuits.
One of the breakthroughs is the MMT’s immunity to parasitic effects that reduce a transistor’s capacity to produce uniform, repeatable signals. These have hindered traditional “floating gate” designs ever since their invention in 1967, but this new structure promises efficient analogue computation for robotic control, AI and unsupervised machine learning.
Traditionally, gate electrodes are used to control a transistor’s ability to pass current. With Surrey’s device, on/off switching is controlled independently from the amount of current passing through the structure. This allows the MMT to operate at a higher speed than comparable devices and to have a linear dependence between input and output, essential for ultra-compact digital-to-analogue conversion. This also gives engineers unprecedented freedom of design, which could lead to greatly simplified circuits.
Dr Radu Sporea, Project Lead and Senior Lecturer in Semiconductor Devices at the University of Surrey, said: “Our Multimodal Transistor is a paradigm shift in transistor design. It could change how we create future electronic circuits. Despite its elegantly simple footprint, it truly punches above its weight and could be the key enabler for future wearables and gadgets beyond the current Internet of Things.”
Eva Bestelink is the co-inventor of the MMT. She chose to study Electronic Engineering at the University of Surrey after a career change. Eva said: “It has been an incredible journey since approaching Dr Sporea during my BEng with the idea to create a device based on neural function. When we started in 2017, we could not imagine all the benefits that would result from a relatively simple device design. I am lucky to be part of a group that is open-minded and willing to explore new ideas.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.